

ADwin-Gold II

Manual



For any questions, please don't hesitate to contact us:

Hotline: +49 6251 96320
Fax: +49 6251 5 68 19
E-Mail: info@ADwin.de
Internet: www.ADwin.de

 **JÄGER**
Computergesteuerte
Messtechnik GmbH
Jäger Computergesteuerte
Messtechnik GmbH
Rheinstraße 2-4
D-64653 Lorsch
Germany

Table of contents

Typographical Conventions	VI
1 Information about this Manual	1
2 System description	2
2.1 ADwin system concept	2
2.2 The ADwin-Gold II System	4
3 Operating Environment	7
4 Initialization of the Hardware	8
5 Inputs and Outputs	10
5.1 Analog Inputs and Outputs	11
5.2 Digital Inputs and Outputs	15
5.3 Watchdog	16
5.4 LS Bus	17
5.5 Time-Critical Tasks	17
6 DA Add-On	18
7 CNT Counter Add-On	19
7.1 Counter Hardware	19
7.2 Counter Software	20
7.3 Using Event Counter	23
7.4 Using PWM Counter	25
7.5 SSI decoder	27
7.6 PWM outputs	28
8 CAN add-on	29
8.1 CAN Interface	30
8.2 RSxxx Interface	33
9 Profibus Add-on	37
10 DeviceNet Add-on	41
11 EtherCAT Add-on	43
12 Storage-16 Add-on	47
13 ADwin-Gold II-Boot	48
14 Accessories	49
15 Software	50
15.1 System functions	51
15.2 Analog Inputs and Outputs	59
15.3 Digital Inputs and Outputs	82
15.4 Counters	104
15.5 SSI interface	119
15.6 PWM Outputs	126

15.7 CAN interface	135
15.8 RSxxx interface	148
15.9 Profibus interface	158
15.10 DeviceNet interface	162
15.11 EtherCAT interface	166
15.12 Real-time clock	170
15.13 Storage media (ADbasic)	173
15.14 Storage media (TiCoBasic)	180
Annex	A-1
A.1 Technical Data	A-1
A.2 Hardware Addresses	A-6
A.3 Hardware revisions	A-6
A.4 RoHS Declaration of Conformity	A-6
A.5 Baud rates for CAN bus	A-7
A.6 Table of figures	A-10
A.7 Index	A-11

Typographical Conventions



<C:\ADwin\ ...>

Program text

Var_1

"Warning" stands for information, which indicate damages of hardware or software, test setup or injury to persons caused by incorrect handling.

You find a "note" next to

- information, which absolutely have to be considered in order to guarantee an error free operation.
- advice for efficient operation.

"Information" refers to further information in this documentation or to other sources such as manuals, data sheets, literature, etc.

File names and paths are placed in <angle brackets> and characterized in the font *Courier New*.

Program instructions and user inputs are characterized by the font *Courier New*.

ADbasic source code elements such as instructions, variables, comments and other text are characterized by the font *Courier New* and are printed in color (see also the editor of the *ADbasic* development environment).

Bits in data (here: 16 bit) are referred to as follows:

Bit No.	15	14	13	...	01	00
Bit value	2^{15}	2^{14}	2^{13}	...	$2^1=2$	$2^0=1$
Synonym	MSB	-	-	-	-	LSB

1 Information about this Manual

This manual contains complex information about the operation of the *ADwin-Gold II* system. Additional information are available in

- the manual "ADwin Installation", which describes all interface installations for the *ADwin* systems.
Begin the installation with this manual!
- the description of the configuration program ADconfig, with which you initialize the communication from the corresponding interface to your *ADwin* device.
- the manual *ADbasic*, which explains basic instructions for the compiler *ADbasic* and the functional layout of the *ADwin* system.
- the manual *TiCoBasic*, which explains basic instructions for the compiler *TiCo-Basic* and the functional layout of the *TiCo* processor.
- the manuals for all current development environments containing the description of installation and instructions.

Please note:

For *ADwin* systems to function correctly, adhere strictly to the information provided in this documentation and in other mentioned manuals.

Programming, start-up and operation, as well as the modification of program parameters must be performed only by appropriately qualified personnel.

*Qualified personnel are persons who, due to their education, experience and training as well as their knowledge of applicable technical standards, guidelines, accident prevention regulations and operating conditions, have been authorized by a quality assurance representative at the site to perform the necessary activities, while recognizing and avoiding any possible dangers.
(Definition of qualified personnel as per VDE 105 and ICE 364).*

This product documentation and all documents referred to, have always to be available and to be strictly observed. For damages caused by disregarding the information in this documentation or in all other additional documentations, no liability is assumed by the company *Jäger Computergesteuerte Messtechnik GmbH*, Lorsch, Germany.

This documentation, including all pictures is protected by copyright. Reproduction, translation as well as electronical and photographic archiving and modification require a written permission by the company *Jäger Computergesteuerte Messtechnik GmbH*, Lorsch, Germany.

OEM products are mentioned without referring to possible patent rights, the existence of which, may not be excluded.

Hotline address: see inner side of cover page.



Qualified personnel

Availability of the documents



Legal information

Subject to change.

2 System description

2.1 ADwin system concept

ADwin systems guarantee fast and accurate operation of measurement data acquisition and automation tasks under real-time conditions. This offers an ideal basis for applications such as:

- very fast digital closed-loop control systems
- very fast open-loop control systems
- data acquisition with very fast online analysis of the measurement data
- monitoring of complex trigger conditions and many more

ADwin systems are optimized for processes which need **very short process cycle times** of milliseconds down to less than one microsecond.

System features

The **ADwin** system is equipped with analog and digital inputs and outputs, a fast processor (32-bit floating point signal processor) and local memory. The processor is responsible for the whole real-time processing in the system. The applications run **independent** of the PC and its workload.

Processor

The processor of the **ADwin** system processes **each measurement value at once**.

In one cycle you can acquire the status of the inputs, process the status with the help of any mathematical functions, and react to the results, even at very fast process cycle times of some microseconds. This results in a perfect and logical work sharing: The PC executes a program for visualizing of data, for input and operation of the processes, together with access to networks and data bases, while the processor of the **ADwin** system executes all tasks which require real-time processing concurrently.

Real-time operating system

The operating system for the DSP of the **ADwin** system has been optimized to achieve the fastest response times possible. It manages parallel processes in a **multitasking** environment. Low priority processes are managed by time slicing. Specified high priority processes interrupt all low priority processes and are immediately and completely executed (preemptive multitasking). High priority processes are executed as time-controlled or event-controlled processes (external trigger).

Timing

The built-in **timer** is responsible for the precise scheduling of high priority processes. It has a resolution of 3.3 nanoseconds. The **ADwin** systems are characterized by an extremely short response time of only 100 nanoseconds during the change from a low to a high priority process. A continuously running communication process enables a continuous data exchange between the **ADwin** system and the PC even while applications are active. The communication has no influence on the real-time capability of the **ADwin** system, even so, it is possible to exchange data at any time.

ADbasic

The real-time development tool **ADbasic** gives the opportunity to create time-critical programs for **ADwin** systems very easily and quickly. **ADbasic** is an **integrated development environment** under Windows with possibilities of online debugging. The familiar, easy-to-learn BASIC instruction syntax has been extended by many more functions, in order to allow direct access to inputs and outputs as well as by functions for process control and communication with the PC.

Communication between ADwin system and PC

The **ADwin** system is connected to the PC via an **Ethernet** interface. After power-up the **ADwin** system is booted from the PC via this interface. Afterwards the **ADwin** operating system is waiting for instructions from the PC which it will process.

There are two kinds of instructions: On the one hand instructions, which transfer data from the PC to the **ADwin** system, for instance "start process" or "set parameter", on the other hand instructions which wait for a response from the **ADwin** system, for instance "read variables" or "read data sets". Both kinds of instructions are processed immediately by the **ADwin** system, which means immediate and complete responses. The **ADwin** system never sends data to the PC without request! The data transfer to the PC is always a response to an instruction coming from the PC. Thus, embedding the **ADwin** system into various programming languages and standard software packages for measurements is held simple, because they have only to be able to call functions and process the return value.

Under Windows 95/98/NT/ME/2000/XP/Vista you can use a **DLL** and an **ActiveX** interface. On this basis the following drivers for **development environments** are available: .NET, Visual Basic, Visual-C, C/C++, Delphi, VBA (Excel, Access, Word), TestPoint, LabVIEW / LabWINDOWS, Agilent VEE (HP-VEE), InTouch, DIAdem, DASyLab, SciLab, MATLAB.

Versions for Linux, Mac OS and Java are available, too.

The simple, instruction-oriented communication with the **ADwin** system enables several Windows programs to access the same **ADwin** system in coordination at the same time. This is of course a great advantage when programs are being developed and installed.

Interfaces

Instruction processing

Software interfaces




Fig. 1 – Concept of the **ADwin** systems

Processor and memory**Add-on processor *TiCo*****2 processors in parallel****2.2 The ADwin-Gold II System**

The *ADwin-Gold II* system is equipped with the digital 32 bit signal processor T11 (DSP TS101S TigerSharc) from Analog Devices with floating point and integer processing. It is responsible for the complete measurement data acquisition, online processing, and signal output, and makes it possible to process instantaneously sample rates of up to several 100 Kilohertz.

The on-chip memory with $3 \times 256\text{KiB}$ has a very short access time and is large enough to hold the complete *ADwin* operating system, the *ADbasic* processes and all variables.

In order to get maximum access times, all inputs and outputs are memory-mapped in the external memory section of the DSP. For buffering larger quantities of data the DSP uses an external memory of 256 MiB (DRAM).

ADwin-Gold II provides an independent, freely programmable add-on processor, the *TiCo* processor (Timing Controller). The *TiCo* processor can access all inputs and outputs and therefore perform special tasks as conversion, communication protocol (SPI), signal generator, loop control etc. According to the task the *TiCo* processor can help the processor T11 by pre-processing data, or it may perform an independent task.

The *TiCo* processor is optimized for fast response time and exact timing. The processor works with 50MHz clock speed, a memory of von 28KiB in PM and DM and it processes integer values of 32 bit length only (data type `LONG`).

Programming of the *TiCo* processors with *TiCoBasic* and other details are described in the manual *TiCoBasic*.

TiCo processor and T11 use a separate bus each to access all inputs, outputs and interfaces and thus can work independently from each other. The Block diagram ADwin-Gold II shows the available inputs and outputs. As an example, the T11 can output values to the DAC while the *TiCo* processor controls the counter inputs.

A simultaneous access of *TiCo* processor and T11 to the same peripherals is not possible.

In the following cases several inputs/outputs share a single connection to each the T11 bus and the *TiCo* bus:

- DAC outputs OUT1...OUT8
- CAN1, CAN2, COM1, COM2




Fig. 2 – Block diagram ADwin-Gold II

The system has 2×8 analog inputs with BNC plugs (alternatively: DSub connectors), which are divided into two groups each being connected to one multiplexer. The input signals are converted by a 18-bit analog-to-digital converter (ADC), see Fig. 2 "Block diagram ADwin-Gold II".

The standard version of ADwin-Gold II is equipped with 2 analog outputs (optional 4 or 8) with an output voltage range of $-10V \dots +10V$ and 16-bit resolution. You can synchronize the output of the voltage of all DACs per software.

32 digital inputs or outputs are available on D-Sub connectors. They can be programmed in groups of 8 as inputs or outputs. The inputs or outputs are TTL-compatible.

ADwin-Gold II has a trigger input (EVENT, see also chapter 5.2 "Digital Inputs and Outputs"). Processes can be triggered by a signal and are completely processed afterwards. (see ADbasic manual, chapter "Structure of the ADbasic Program").

The operation of ADwin-Gold II can be controlled with a watchdog counter. If a programmed signal is missing unexpectedly, the watchdog creates a reset signal for the T11 and/or TiCo processor. The reset signal can also be output on a pin as TTL level.

Using the two LS bus interfaces up to 30 LS bus modules can be addressed. The LS bus module HSM-24V provides 32 digital channels for 24 Volt signals.

Analog inputs

Analog outputs

Digital inputs and outputs

Trigger input (EVENT)

Watchdog

24 Volt signals

Connection to the PC

The connection between *ADwin-Gold II* system and PC is made via Ethernet interface. This way, there is direct access to processes and global variables of the T11 processor. Please note, that only the T11 processor has direct access to the *TiCo* processor; a direct access from the PC is not available.

Standard delivery

The standard delivery items for the *ADwin-Gold II* system:

- the *ADwin-Gold II* system with Ethernet interface,
- a cross-over Ethernet cable from the PC to the Gold device (length about 1.8m).
- the power adapter: a three-pin power supply cable, which prevents the possibility of mismatch, at a slot metal sheet with socket connector,
- the power supply cable from the power adapter to the system,
- the *ADwin* CDROM,
- the manual "Driver Installation",
- this manual.

2.2.1 Options (no upgrades possible)

The following options are available:

- *Gold II-DA4/-DA8* (page 18): Add-on to 4 or 8 analog outputs (differential). Each output is equipped with a 16-bit DAC.
- *Gold II-CNT* (page 19): Four 32 bit counters, which can optionally be used for period width measurement, as impulse counters or as up/down counters with clock/direction or four edge evaluation for quadrature encoders. 4 decoders for use with incremental encoders with SSI interface. 6 PWM outputs.
- *Gold II-CAN* (page 29): 2 CAN interfaces (both either high speed or low speed) and 2 RSxxx interfaces (RS232, RS485).
- *Gold II-Profibus* (page 37): Profibus interface.
- *Gold II-Storage-16* (page 47): Memory card with 16GiB memory as well as a battery buffered real-time clock.
- *Gold II-Boot* (page 48): Flash-EPROM boot loader for stand-alone operation without PC.

All additional options can be combined with each other.

2.2.2 Accessories

- *ADbasic*, real-time development tool for all *ADwin* systems.
- *TiCoBasic*, real-time development tool for *TiCo* processors.
- *Gold II-Pow*: external power supply (necessary for notebook operation).
- *Gold II-Pow-DIN*: external power supply for on a DIN rail.
- *Gold II-Mount*: kit for installation of *ADwin-Gold II* on a DIN rail.
- Single cable-connector for a self-made external power supply cable.

3 Operating Environment

The *ADwin-Gold II* electronic is installed in a closed aluminum enclosure and it is only allowed to operate it in this enclosure. With the necessary accessories the system can be operated in 19-inch-enclosures or as a mobile system (e.g. in cars). See also chapter 2.2.2 "Accessories".

The *ADwin-Gold II* device must be earth-protected, in order to

- build a ground reference point for the electronic
- conduct interferences to earth.

Connect the GND plug, which is internally connected with the ground reference point and the aluminum enclosure, via a short low-impedance solid-type cable to the central earth connection point of your device.

The power supply cable is the galvanic connection between the computer and the *ADwin-Gold II*.

The version with USB interface has a galvanic connection to the computer or where appropriate also via the power supply.

The data lines at the version with Ethernet interface are optically isolated, but the ground potentials are connected, because the shielding of the Ethernet connector (RJ-45) is connected to GND.

Transient currents, which are conducted via the aluminum enclosure or the shielding, have an influence on the measurement signal.

Please, make sure that the shielding is not reduced, for instance by taking measures for bleeding off interferences, such as connecting the shielding to the enclosure just before entering it. The more frequently you earth the shielding on its way to the machine the better the shielding will be.

Use cables with shielding on both ends for signal lines. Here too, you should reduce the bleeding off of interferences via the *ADwin-Gold II* aluminum enclosure by using screen clips.

The shielding of BNC cables is normally used as differential ground and loses therefore the shielding effect. So BNC cables are influenced by interferences when differential measurements are executed. For signal and data transfer outside of an enclosure it is necessary to use twisted pair data transfer cables, whose channels are shielded, too.

The *ADwin-Gold II* is externally operated with a protection low voltage of 10V to 35V; internally it is operated with a voltage of +5V and $\pm 15V$ against GND. It is not life-threatening. For operation with an external power supply, the instructions of the manufacturer applies.

The *ADwin-Gold II* is designed for operation in dry rooms with a room temperature of +5°C ... +50°C and a relative humidity of 0 ... 80% (no condensation, see Annex).

The temperature of the chassis (surface) must not exceed +60°C, even under extreme operating conditions – e.g. in an enclosure or if the system is exposed to the sun for a longer period of time. You risk damages at the device or not-defined data (values) are output which can cause damages at your measurement device under unfavorable circumstances.

Earth protection



Galvanic connection

Excluding transient currents



BNC cables

Protection low voltage

Ambient temperature

Chassis temperature



4 Initialization of the Hardware



If you start initializing do not connect any cables to the *ADwin-Gold II* before you have executed the following steps:

- Carry out completely the installation of the drivers and the power supply at the computer or notebook (see manual: "ADwin Driver Installation").
- connect the *ADwin-Gold II* only with the computer or notebook (s.b.).
- Read chapter 5 "Inputs and Outputs" in this manual.
- Begin now with the connection of the inputs and outputs.

Please take into account that there is a galvanic isolation between the *ADwin-Gold II* system and the computer via power supply cable, USB and Ethernet lines (see chapter 3, section "Galvanic connection").

Providing the power supply

Please pay attention that reliable power source is supplied.

This concerns the computer (standard delivery). Otherwise also the external power supply, if operated in a car, the battery voltage.

Power supply

The power supply connection of the *ADwin-Gold II* with 12V (see Annex, Technical Data) is made via the built-in connector, at left next to the power switch or above the GND plug (see Fig. 3). Connect the 3-pin subminiature connector there. For the pin assignment see the following picture:




Fig. 3 – Power supply connector (male)

For using the system with an external power supply unit you need the subminiature connector described above. The connector is provided by the following manufacturer under the article number 712 299-0406-00-03 (Series 712):

Franz Binder GmbH + Co. elektrische Bauelemente KG
 Rötelsstrasse 27
 74172 Neckarsulm,
 Phone: ++49-7132 / 325-0
www.binder-connector.de

When using the system with a notebook, power has to be supplied by a separate power supply, (see chapter 2.2.2 on page 6). Please pay attention to the fact that it is sufficiently dimensioned.

If using current-limiting power supplies, please pay attention to the fact, that after power-up the current demand can be a multiple of the idle current. More detailed information can be found in the Technical Data (Annex).

In case of a power failure all data which have not been saved are lost. Not-defined data (values) can under unfavorable circumstances cause damages to other equipment.




Connection

If you have completed the installation of the *ADwin* drivers and the configurations in the *ADbasic* menu "Options\Compiler", then connect the USB or Ethernet data transfer cables and the power supply cable. Then start the computer.

Power-up

In order to avoid switching off the system inadvertently, the switch is equipped with a blocking device. Pull the switch a little bit, then pull it into the direction "Power". Now the device is switched on and the LED lights up in red for a moment and then in green.

Start *ADbasic* and boot the *ADwin* system by clicking on the boot button **B**.



The flashing LED (green colored now) and the display in the status line: "ADwin is booted" show that the operating system has been loaded and *ADbasic* can connect the *ADwin* system. (If not, please check the connectors first).

Programming the *ADwin* systems is described more detailed in the *ADbasic* manual. Instructions for access to *ADwin-Gold II* I/Os are described in chapter 15 on page 50. Start with the programming examples in the *ADbasic* Tutorial.

Booting

Programs with *ADbasic*



Connectors



5 Inputs and Outputs

All inputs and outputs may only be operated according to the specifications given (see Annex A.1 Technical Data). In case of doubt, ask the manufacturer of the device, to which you want to connect *ADwin-Gold II*.

Open-ended inputs can cause errors - above all in an environment where interferences may occur. For your safety, set the inputs which you do not use to a specified level (for instance GND) and also connect them as close to the connector as possible. Don't connect open ended cables to the inputs; open ended cables may cause spikes at the inputs.

The inputs and outputs of the ADwin-Gold II basic version is described on the following pages:

- 16 analog inputs via 2 multiplexers (page 11)
- 2 analog outputs (page 13)
- 32 digital inputs/outputs (page 15)
- watchdog output (page 16)
- 2 LS bus interfaces (page 15); up to 30 LS bus modules can be addressed. The LS bus module HSM-24V provides 32 digital channels for 24 Volt signals.




Fig. 4 – Schematic of *ADwin-Gold II*

5.1 Analog Inputs and Outputs

In order to operate the system's BNC plugs without any interferences, isolated BNC connectors are necessary. Otherwise there will be the danger of damages caused by ESD or short circuits at the inputs. This will be the case when using not isolated BNC T-pieces.

The *ADwin-Gold II* device has to be connected to earth, in order to execute measurement tasks without any interferences. Connect the GND plug via a low-impedance solid-type cable with the central earth connection point of your device.

The power supply from the power adapter at the computer also connects the earth of the *ADwin-Gold II* system with the earth of the computer. If you do not operate the PC and the *ADwin-Gold II* system in the same place, you should not use the power supplied by the PC but an external power supply unit which is earth-free, in order to avoid influences by different ground reference potentials.

In addition to the description of the inputs and outputs you will find notes below for the conversion of digits into voltage values and for the input settings of the analog inputs.

For fast and easy programming there are standard instructions available in the standard instructions compiler *ADbasic*, which enable a user to easily measure or output data (see [ADC](#) or [DAC](#), page 60). Use other instructions only if extremely time-critical or special tasks require to do so. (See also *ADbasic* manual).

5.1.1 Analog Inputs

The system has 16 analog inputs IN1 ... IN16. The inputs with odd numbers (1, 3, ... 15) are allocated to multiplexer 1, those with even numbers (2, 4, ... 16) to multiplexer 2. The output of each multiplexer is connected to both a 14 bit-ADC and a 16 bit-ADC (see also "Block diagram ADwin-Gold II", page 5).

The analog inputs are differential. For each of the measurement channels there is a positive and a negative input, between them the voltage difference is measured (but not free of potential). Both, the positive and negative input have to be connected.

The inputs are equipped with male BNC-plugs, which are arranged in 2 rows; below, the inputs are connected to the DSub-connector ANALOG IN. At the BNC-plugs, the positive input is the inner conductor, the negative input is the outer conductor.




Fig. 5 – Pin assignment of analog inputs (DSub)

Please note, that the inputs do need a mass connection between the system's GND-plug and the signal source. This is in addition to the connections to the positive and negative input.




Fig. 6 – Input circuitry of an analog input

Signals at the multiplexer outputs are converted with a 18-bit analog-to-digital-converter (ADC), see Fig. 2 "Block diagram ADwin-Gold II". The 18-bit ADC works fast (max. 2μs) and very accurately (resolution 76μV).



2 Multiplexers

Differential



18-bit measurements

Single conversion**Continuous conversion with sequential control****Programming**

There are two methods to convert measurement values, which are used alternatively:

- single conversion: The conversion is started at a defined time and the value is returned after the appropriate delay. The value can have a resolution of 16 bit or 18 bit.
- continuous conversion: A sequential control continuously converts 16 bit values. You can read the current value without waiting, but the exact time of conversion is unknown.

The instruction **ADC** executes a complete measurement with one of the ADCs on the analog input (see page 63) and returns a 16 bit value. The instruction considers for instance the settling of the multiplexer and assures perfect measurements.

Measurement values with 18 bit resolution are available with the instruction **ADC24** (see page 64); the values are returned with 24 bit format (see page 14).

Both instructions run with the 18-bit ADC, only return values have different resolution.

ADwin-Gold II provides a sequential control for each ADC, which can consecutively read measurement values of several or all input channels of an ADC. Thus, the processor can be discharged a lot and only has to read completely converted values from the sequential control's buffer. The sequential controls work independently from each other.

Instructions to program analog inputs are described starting from page 63. The instructions are defined in the include file `<ADwinGoldII.inc>` and are described in the online help, too.

Function	Instructions
do a complete measurement	ADC, ADC24
Do a measurement in steps (see chapter 5.5)	SET_MUX1, SET_MUX2 START_CONV, WAIT_EOC READ_ADC
initialize and start sequential control	SEQ_MODE SEQ_SELECT SEQ_SET_DELAY SEQ_SET_GAIN SEQ_START
Read data from sequential control	SEQ_READ SEQ_STATUS



Please pay attention to a low output resistance of the signal source (of the input signals), because it may have influence on the measuring accuracy. If this is not possible:

- Depending on the output resistance a linear error is caused (about 1 digit per 10Ω).
You can compensate this by multiplying the measurement value with a corresponding factor and get a sort of re-calibration.
- From approx. 3kΩ upwards the multiplexer settling time extends.
The waiting time defined in the standard instruction **ADC** is then too short, so that imprecise values are recalled. In this case please use the instructions described in chapter 5.5.

5.1.2 Analog Outputs

The system has 2 analog outputs (OUT1, OUT2) with BNC-plugs; below the outputs are located on the DSub connector ANALOG OUT (see Fig. 7). A digital-to-analog converter (DAC) is allocated to each of the outputs.




Fig. 7 – Pin assignment of analog outputs (DSub)

Additional outputs see chapter 6 "DA Add-On".

Instructions to program analog outputs are described starting from page 60. The instructions are defined in the include file <ADwinGoldII.inc> and are described in the online help, too.

Function	Instructions
do a complete output of a value	DAC
Do an output in steps	WRITE_DAC START_DAC

The standard instruction **DAC** (*number*, *value*) checks each of the values if it exceeds or falls below of the 16-bit value range (0...65535). If the value is in the 16-bit value range, the indicated value is output on the output number. If it is not in the value range the maximum or minimum values are output.

5.1.3 Calculation Basis

The voltage range of the *ADwin-Gold II* at the analog inputs and outputs is between -10V to +10V (= bipolar 10V).

The 65536 (2^{16}) digits are allocated to the corresponding voltage ranges of the ADCs and DACs insofar that

- 0 (zero) digits correspond to the maximum negative voltage and
- 65535 digits correspond to the maximum positive voltage

The value for 65536 digits, exactly 10 Volt, is just outside the measurement range, so that you will get a maximum voltage value of 9.999695V for a 16-bit conversion.

Programming

Voltage range

Allocation of digits to voltage




Fig. 8 – Zero offset in the standard setting of bipolar 10 Volts

Zero offset U_{OFF}

In the bipolar setting you will get a zero offset, also called offset U_{OFF} in the following text.

For the voltage range of -10V ... +10V applies:

$$U_{OFF} = -10V$$

Gain factor k_V

ADwin-Gold II has a programmable gain (PGA), which can amplify the input voltage by the factors 1, 2, 4, or 8. At the same time the measurement range gets smaller by the corresponding gain factor k_V (see Annex "Technical Data").

Please note that upon applications with $k_V > 1$ the interference signals are amplified respectively.

Quantization level U_{LSB}

The quantization level (U_{LSB}) is the smallest digitally displayable voltage difference and is equivalent to the voltage of the least significant bit (LSB).

The measured value of the 18-bit ADC can be returned with 16 bit or with 24 bit format. The DAC processes values with 16 bit:

- 16-bit format: The measurement value is given in the lower word, the upper word is zero.

$$U_{LSB} = 20V / 2^{16} = 305.175\mu V$$

The same applies for a DAC value.

- 24-bit format: The 24-bit value holds the measurement value in the bits 6...23, the measurement value being shifted by 6 bits to the left, the bits 0...5 are always zero.

$$U_{LSB} = 20V / 2^{24} = 1.192\mu V$$

Bit no.	31...24	23...16	15...6	05...00
content	0	18-bit measurement value in bits 6...23		0
	0	0	16-bit measurement value in bits 0...15	

Fig. 9 – Storage of the ADC/DAC bits in the memory

Conversion Digit to Voltage

For a DAC:

$$U_{OUT} = \text{Digits} \cdot U_{LSB} + U_{OFF}$$

$$\text{Digits} = \frac{U_{OUT} - U_{OFF}}{U_{LSB}}$$

DAC

For an ADC (18-bit and 16-bit):

$$\text{Digits} = \frac{k_V \cdot U_{IN} - U_{OFF}}{U_{LSB}}$$

$$U_{IN} = \frac{\text{Digits} \cdot U_{LSB} + U_{OFF}}{k_V}$$

Tolerance Ranges

Slight variations regarding the calculated values may be within the tolerance range of the individual component. Two kinds of variations are possible (in LSB), which are indicated in this hardware manual:

- The integral non-linearity (INL) defines the maximum deviation from the ideal straight line over the whole input voltage range (see Fig. 8, page 14).
- The differential non-linearity (DNL) defines the maximum deviation from the ideal quantization level.

5.2 Digital Inputs and Outputs

On two 37-pin D-SUB sockets there are 32 digital inputs or outputs (DIO 00...DIO 31). They are programmable in groups of 8 as inputs or outputs.

After power-up all 4 groups are configured as inputs.




Fig. 10 – Pin assignment of digital channels

The digital inputs are TTL-compatible and not protected against over voltage. Do not use pins marked as "reserved". They are planned for changes and expansions and can cause damages to your system if you do not pay attention to this fact.

The *ADwin-Gold II* is equipped with an external trigger input (EVENT). With this trigger input processes are triggered by an external signal (trigger) with rising edge and can completely and immediately be processed, (see also *ADbasic* manual, chapter: "Program Structure").

The event input has an internal pull-up resistance (4.7kΩ).

ADwin-Gold II can automatically detect edges at selected input channels. 2 options are available:

- Exact protocol of changes: The edge detection unit checks every 10ns, if an edge has occurred at the selected input channels or if a level has been changed. With every change a pair of values is copied into an internal FIFO array:
 - Value 1 contains the level status of all channels as bit pattern.
 - Value 2 contains a time stamp, which is the current value of a 100MHz timer.

The FIFO array may contain 511 value pairs (level status and time stamp) in maximum. Thus, an exact time chronology of level changes is stored. The FIFO data can be read and further processed.

- Register edges: if a positive or a negative edge has occurred at an input, the corresponding bit of the channel is set in a buffer. Number and moment of the edges are not stored.

ADC

INL

DNL

Digital inputs/outputs



Trigger input (EVENT)



Edge detection unit

Programming

The bits can be queried to see which inputs have had a positive or negative edge. A query resets all bits to zero.

Instructions to program digital inputs/outputs are described starting from page 83:

Function	Instructions
Configure	<code>CONF_DIO</code>
Read input values	<code>DIGIN_LONG</code> , <code>DIGIN_WORD1</code> , <code>DIGIN_WORD2</code>
Set output values	<code>DIGOUT</code> , <code>DIGOUT_BITS</code> , <code>DIGOUT_LONG</code> , <code>DIGOUT_WORD1</code> , <code>DIGOUT_WORD2</code>
Read back output values	<code>GET_DIGOUT_LONG</code> , <code>GET_DIGOUT_WORD1</code> , <code>GET_DIGOUT_WORD2</code>
Control edges at digital inputs	<code>DIGIN_FIFO_CLEAR</code> , <code>DIGIN_FIFO_ENABLE</code> , <code>DIGIN_FIFO_FULL</code> , <code>DIGIN_FIFO_READ</code> , <code>DIGIN_FIFO_READ_TIMER</code>
Query edges of input channels	<code>DIGIN_EDGE</code>

`CONF_DIO(12)` configures DIO 15:00 as digital inputs and DIO 31:16 as digital outputs (pin assignment see Fig. 10).

After power-up of the device all 4 connection groups are configured as inputs; this corresponds to the instruction `CONF_DIO(0)`. The following table shows how the inputs and outputs (IN, OUT) are configured when you use the value of the first column as instruction argument.

<code>CONF_DIO()</code>	DIO31:24	DIO23:16	DIO15:08	DIO07:00
0	IN	IN	IN	IN
1	IN	IN	IN	OUT
2	IN	IN	OUT	IN
3	IN	IN	OUT	OUT
4	IN	OUT	IN	IN
5	IN	OUT	IN	OUT
6	IN	OUT	OUT	IN
7	IN	OUT	OUT	OUT
8	OUT	IN	IN	IN
9	OUT	IN	IN	OUT
19	OUT	IN	OUT	IN
11	OUT	IN	OUT	OUT
12	OUT	OUT	IN	IN
13	OUT	OUT	IN	OUT
14	OUT	OUT	OUT	IN
15	OUT	OUT	OUT	OUT

Fig. 11 – Overview of configurations with `CONF_DIO`

5.3 Watchdog

The correct operation of *ADwin-Gold II* can be controlled with a watchdog counter. If the watchdog counter is enabled, it decrements the counter value continuously. As soon as the counter value reaches 0 (zero), the system assumes a malfunction and releases a combination of previously configured emergency actions:

- Stop processor T11.
- Stop *TiCo* processor.
- Set output Watchdog Out to TTL level low.


The signal of pin Watchdog Out serves to have an external unit controlled by the *ADwin* system to move into a safe operating point. As an example, the watchdog signal could disable the clearing of the power amplifier of the control signal.

- Set outputs OUT1...OUT8 and DIO00...DIO32 to TTL level low.

Reset the watchdog counter to the starting value at least once during the counting procedure, in order to ensure safe operation of the system.

The digital output Watchdog Out is provided on the 15-pin D-SUB socket PWM1-6 (TTL).

After power-up the output Watchdog Out is set to TTL level Low. If the watchdog counter is disabled, the output Watchdog Out can be programmed freely.



Instructions to program the watchdog counter are described starting from page 51:

Function	Instructions
Initialize	WATCHDOG_INIT
Reset	WATCHDOG_RESET
Set output value	WATCHDOG_STANDBY_VALUE
Read watchdog status	WATCHDOG_STATUS


5.4 LS Bus

ADwin-Gold II provides two interfaces for LS bus on 9-pin DSub connectors (female) LS1 and LS2; the pin assignment is shown on the right.

The LS bus is a bi-directional serial bus with 5MHz clock rate. The bus is an in-house-design to access external modules. The first module available is HSM-24V which can process 24 Volt signals on 32 digital channels.

The bus is set up as line connection, i.e. the ADwin interface and up to 15 LS bus modules are connected to each other via two-way links. The last module of the LS bus must have the bus termination activated. The maximum bus length is 5m.

The LS bus modules are programmed with ADbasic instructions, which are sent from the LS bus interface of the ADwin system. The instructions are mostly specific for the module and are described in the manual of the LS bus module (or in the online help).



5.5 Time-Critical Tasks

For time-critical tasks it can be useful to split the standard instructions **ADC()** and **ADC24()** into a series of instructions.

The standard instructions **ADC()** and **ADC24()** consist of a sequence of instructions (see below or page 63). The standard instructions need a specified time for execution which is mostly determined by the settling time of the multiplexer and the conversion time.

```

SET_MUX1( )
...
    'wait for settling of the
    'multiplexer

START_CONV( )
WAIT_EOC( )
READADC( )
    'wait for end of conversion
    'or READADC12() at ADC12()
    
```

You can use (or extend) the waiting times caused by the standard instructions for other purposes. If you apply these instructions skillfully you may be able to execute faster measurements.

It is important to set the **START_CONV** instruction in a sufficient time-delay from the **SET_MUX1** instruction, in order to consider the multiplexer settling time.

Use the waiting times for instance for arithmetic operations and save CPU time:

- The settling time of the multiplexer is 2µs (max.) at a maximum voltage jump of 20 Volt.
- The conversion time of the ADC is 2µs.

Watchdog output

Programming

ADC() and ADC24()

Using waiting times



Connectors

6 DA Add-On

With the DA add-on there are 4 (Gold II-DA4) or 8 (Gold II-DA8) analog outputs in total with a resolution of 16 bit (and a DAC) each.

The outputs are both connected to the BNC plugs OUT1...OUT8 as to the 37-pin D-SUB socket ANALOG OUT (see figure).




Fig. 12 – Pin assignment ANALOG OUT of DA add-on

Programming and calibration

You program and calibrate the additional DACs like the DAC 1 and DAC 2 (see chapter 5.1 and chapter 15 starting from page 60).

7 CNT Counter Add-On

The add-on Gold II-CNT provides:

- 4 counter blocks: Each counter block provides two 32-bit counters: One up/down counter with clock/direction evaluation or four edge evaluation for quadrature encoders. The other counter for measurement of frequency and duty cycle or high time / low time.
- 4 SSI decoders (page 27)
Decoders for use with incremental encoders with SSI interface. The inputs are provided on the connectors CO1...CO4; signals are differential and designed for RS422/485 level (5V).
- 6 PWM outputs (page 28): Output of pulse-width modulated signals with selectable duty cycle.

7.1 Counter Hardware

The four counter blocks of the add-on work with each 2 parallel 32-bit counters: up/down counter for external clock with clock/direction or four edge evaluation, and PWM counters with internal clock. You can configure and read out the counters individually as well as all together. The data of the evaluating units are provided in latches be read out.

Counter block




Fig. 13 – Block diagram of a counter block

With event counting, incrementing/decrementing of the counter is caused by external square-wave signals at the inputs A/CLK and B/DIR. A positive edge at CLR/LATCH either sets the counter to zero (CLR) or copies the counter values into the latch (LATCH). See also chapter 7.3.

The following modes are possible:

1. **Clock and direction:** A positive edge at CLK increments or decrements the counter values by one. The signal at DIR determines the counting direction (0 = decrement; 1 = increment).
2. **Four edge evaluation (A/B):** Every edge of the signals (phase-shifted by 90 degrees) at A/CLK and B/DIR causes the counter to increment/decrement. The counting direction is determined by the sequence of the rising/falling edges of these signals. This mode is particularly used for quadrature encoders.

Up/down counter (external clock input)

**PWM counter
(internal clock input)**

For pulse width measurement, incrementing/decrementing of the counter is caused by an internal reference clock generator; a signal frequency of 100MHz can be used. See also chapter 7.4.


The counter value is written into a latch register if an edge—at one's option positive or negative—occurs at the selected input (A/CLK, B/DIR or CLR/LATCH). Latching can be triggered by software, too.

From the latch register, frequency and duty cycle or high time / low time of the PWM signal can be read.


The counters are controlled by *ADbasic* instructions via control register (instructions see below).

At the inputs A/CLK, B/DIR and CLR/LATCH TTL-alike signals are necessary.

In any case you have to set the input operation mode (single ended / differential) with **CNT_SE_DIFF**.



Counters, operation mode TTL (single-ended)



Counters, operation mode differential / SSI
CO1...CO4

Counter power supply
CO POWER IN

Fig. 14 – Pin assignment of CNT add-on



Although all inputs of the CNT add-on have a pull-down resistor, not-connected inputs can cause errors in an environment which is not protected against interferences. If you do not use a counter input, connect for safety reasons both lines of the (differential) input to a specified potential: Connect the positive input to +5V and the negative input to GND.

Via the connector **CO POWER IN**, you can supply two voltages U_1 and U_2 , which are then available at each of the connectors **CO1...CO4**, e.g. for external incremental encoders. Please note: All minus inputs $V_{1in} (-)$ are galvanically connected to GND via a common line; the minus inputs $V_{2in} (-)$ have such a common connection, too.

7.2 Counter Software

The functions necessary for accessing the counters can be found in the include file:

<ADwinGoldII.INC>

Therefore programming has to start with the include file, so that you can use the instructions in the following table. The instructions are described in chapter 15, starting from page 105.

Instruction	Function
CNT_CLEAR	Clear counter.
CNT_ENABLE	Disable or enable counter (please note already running counters).
CNT_GET_STATUS	Read out status register.
CNT_LATCH	Write counter value into Latch A.
CNT_MODE	Set counter operation mode.
CNT_READ	Write counter value into latch A and read the latch value.
CNT_READ_LATCH	Read latch value.
CNT_SE_DIFF	Set counter mode to single ended / differential inputs.
CNT_PW_LATCH	Write PWM counter values into latch A.
CNT_GET_PW	Read frequency and duty cycle of a PWM counter.
CNT_GET_PW_HL	Read high time and low time of a PWM counter.

Fig. 15 – Instructions of Gold II-CNT counter add-on

Mostly, the instructions are effecting all counters. Therefore pay attention to the fact which bits you are setting or deleting. You will be able to effect every counter individually or all together.

Please configure the counters according to the following order:

1. Disable specified counter (**CNT_ENABLE**)
2. Set operating mode (**CNT_MODE**, **CNT_SE_DIFF**)
3. Clear counter (**CNT_CLEAR**)
4. Enable counter (**CNT_ENABLE**)

For further processing of the values in the *ADbasic* program, transfer the values into the latch register and read them out there.

If you disable or enable a specified counter, then you also enable the running counters (= set bits). If you do not set the bits of these counters (unintentionally), they will be disabled.

7.2.1 Evaluation of the Counter Contents

The binary counters of the CNT add-on generate 32-bit values, which are interpreted by *ADbasic* as numerical values according to the model of the circle below: The most significant bit (MSB) is interpreted as a sign, the highest positive number ($2^{31}-1$) follows the highest negative number (-2^{31}) and the lowest positive number (0) follows the highest negative number (-1).




Fig. 16 – Circle for the interpretation of counter values

Sequence of instructions

Circle

**Count direction****"Overflow"**

Please pay attention to the following rules for programming:

- a) Process the read 32-bit value only with variables of the type [LONG](#). *ADbasic* then keeps internally the read bit pattern unmodified and automatically considers the transition from the positive to the negative range of numbers. Then you get:
- b) The count direction (up or down) can reliably be derived from the Sign of the difference: [new counter value] minus [old counter value] and not from the comparison of the counter values.

For programming please remember that an "overflow" between the reading out of two counts - i.e. the current counter value "laps" the last counter value which has been read out - is not registered. Such a lap overflow occurs after some 42 seconds with an input frequency of 100MHz.

7.3 Using Event Counter

External square-wave signals at the inputs A/CLK and B/DIR clock the counters in this mode.

The input CLR/LATCH (at high-signal) can be used to

- clear the counter (CLR)
- latch the counter values into latch register A (LATCH).

7.3.1 Clock and Direction




Fig. 17 – Block diagram CNT add-on in the mode "clock and direction"

Every positive edge of a square-wave signal at the CLK input (clock) is counted (incremented or decremented) up to a maximum frequency of 25 MHz. The direction is derived from a high signal (count up) or low signal (count down) at the DIR input (direction); This signal can be static, for a fixed count direction, or dynamic, for changing directions.

The signals at the inputs A/CLK and B/DIR can be (individually) inverted with **CNT_MODE**.

```
#INCLUDE ADwinGoldII.inc
INIT:
...
CNT_ENABLE(0)           'stop all counters
CNT_CLEAR(0001b)        'clear counter 1
Rem set operation mode of counter 1:
Rem Bit 0: Mode clock/direction
Rem Bit 1: Clear mode with CLR input
Rem Bit 2: do not invert input A/CLK
Rem Bit 3: do not invert input B/DIR
Rem Bit 4: set input CLR/LATCH as CLR input
Rem Bit 5: enable input CLR/LATCH
CNT_MODE(1,100000b)
CNT_SE_DIFF(0000b)      'all inputs single-ended
CNT_ENABLE(0001b)       'start counter 1
...
EVENT:
...
CNT_LATCH(0001b)        'latch counter 1
val = CNT_READ_LATCH(0001b) 'read latch value
```

Programming example

7.3.2 Four Edge Evaluation

This mode determines clock and direction of two signals, which are phase-shifted by 90 degrees to the inputs A and B. The count direction is determined by the temporal sequence of the rising and falling edges of the two input signals.




Fig. 18 – Block diagram CNT add-on in mode "four edge evaluation"

Please note:

- The counter counts 4 edges in one cycle of the A/B signal.
- The maximum count frequency is 25 MHz. Together with the 4 edges per cycle it will result in a maximum input frequency of 6.25 MHz.
- The time between an edge at A and an edge at B must not be shorter than 50ns. Impulse widths or pause durations shorter than 100 ns are not incremented.
- Changing the phase-shift will have an effect on the maximum input frequency. If it differs from 90 degrees, the maximum input frequency of 6.25 MHz decreases for instance to 45 degrees at 3.12 MHz.



Programming example

```
#INCLUDE ADwinGoldII.inc
INIT:
...
CNT_ENABLE(0)           'stop all counters
CNT_CLEAR(0001b)        'clear counter 1
Rem set operation mode of counter 1:
Rem Bit 0: Mode four edge evaluation
Rem Bit 1: Clear mode with CLR input
Rem Bit 2: do not invert input A/CLK
Rem Bit 3: do not invert input B/DIR
Rem Bit 4: set input CLR/LATCH as CLR input
Rem Bit 5: enable input CLR/LATCH
CNT_MODE(1,100000b)
CNT_SE_DIFF(1111b)      'all inputs differential
CNT_ENABLE(0001b)       'start counter 1
...
EVENT:
...
CNT_LATCH(0001b)        'latch counter 1
val = CNT_READ_LATCH(0001b) 'read latch value
```

7.4 Using PWM Counter

In this operating mode an internal reference clock generator clocks the counter with a signal frequency of 100 MHz. The frequency and duty cycle can be read as well as high time and low time.

```
#INCLUDE ADwinGoldII.inc
#DEFINE frequency FPAR_1
#DEFINE dutycycle FPAR_2
#DEFINE hightime PAR_1
#DEFINE lowtime PAR_2
INIT:
...
CNT_ENABLE(0)           'stop all counters
CNT_CLEAR(0001b)        'clear counter 1
Rem set operation mode of counter 1:
Rem Bits 0..5: no importance
Rem Bit 6: detect rising edge as PWM signal
Rem Bit 7: input B/DIR as PWM input
CNT_MODE(1,01000000b)
CNT_SE_DIFF(1111b)      'all inputs differential
CNT_ENABLE(0001b)       'start counter 1
...
EVENT:
...
Rem latch counter 1
CNT_PW_LATCH(0001b)
Rem read frequency and duty cycle
CNT_GET_PW(1,frequency,dutycycle)
Rem read high time and low time
CNT_GET_PW_HL(1,hightime,lowtime)
```

There are several registers assigned to each PWM counter being described below. If, like in the example above, PWM counters are evaluated with standard instructions **CNT_GET_PW** and **CNT_GET_PW_HL**, no further knowledge is required about PWM registers. Use the evaluation with PWM registers for special solutions only.

In order to evaluate PWM signals, the counter values of the current and the 2 preceding counter values are stored in latch registers, both for rising and falling edges. In addition, there is a "shadow register" for each of these 6 registers.

Register	Latch	Shadow register
Latch 1 for positive edges (current)	L1+	SL1+
Latch 2 for positive edges	L2+	SL2+
Latch 3 for positive edges	L3+	SL3+
Latch 1 for negative edges (current)	L1–	SL1–
Latch 2 for negative edges	L2–	SL2–
Latch 3 for negative edges	L3–	SL3–

The register values are changed with any edge like this:

- Rising edge:
 - Copy counter value to L1+
 - If rising edge is set as reference edge:
 - Copy register L2+ to L3+
 - Copy register L1+ to L2+
 - Copy register L2– to L3–
 - Copy register L1– to L2–
- Falling edge:
 - Copy counter value to L1–
 - If falling edge is set as reference edge:
 - Copy register L2– to L3–
 - Copy register L1– to L2–

Reference clock generator


Example

Exception:
evaluate PWM registers on your own

Copy register L2+ to L3+

Copy register L1+ to L2+

In addition, there is a single latch register where the counter value is copied by software (instruction **CNT_PW_LATCH**).



Example: Evaluation of PWM registers

For any evaluation the PWM register of levels 2 and 3 are used. First, the register values are copied to the shadow registers with **CNT_SYNC_LATCH** and then evaluated.

The calculation depends on the set reference edge:

Parameter	rising edge	falling edge
diagram		
period	$T = L2+ - L3+$	$T = L2- - L3-$
high time	$t_H = L3- - L3+$	$t_H = L2- - L3+$
low time	$t_L = T - t_H = L2+ - L3-$	$t_L = T - t_H = L3+ - L3-$
frequency	$f = 1 / T = 1 / (L2+ - L3+)$	$f = 1 / T = 1 / (L2- - L3-)$
duty cycle	$g = t_H / T = (L3- - L3+) / (L2+ - L3+)$	$g = t_H / T = (L2- - L3+) / (L2- - L3-)$

7.5 SSI decoder

An incremental encoder with SSI interface can be connected to each of the 4 decoders. The signals are differential and have RS422/485 levels.

A decoder either reads out an individual value (on request) or continuously provides the current value.

The decoder connections are provided on the connectors CO1...CO4 (15 pins, DSub, see page 11), on the pins 5, 8, 14 and 15.




Fig. 19 – Pin assignment SSI decoders, CO1...CO4

The following properties of the decoders can be set via software:

- Clock rates: With **SSI_SET_CLOCK** clock rates of approx. 100kHz up to 2.5MHz are possible with a pre-scaler.
- Resolution: Can be set with **SSI_SET_BITS** up to 32 bit.

A conversion from Gray code into binary code is made with the routine below, which you have programmed in the *ADbasic* process.

```
REM PAR_1 = Gray value to be converted
REM PAR_2 = Flag indicating a new Gray value
REM PAR_9 = Result of the Gray-to-binary conversion

DIM m, n AS LONG

EVENT:
IF(PAR_2=1) THEN 'Start of conversion
m=0 'initialize value
PAR_9=0 ' "-"
FOR n=1 TO 32 'Go through all possible 32 bits
m=(SHIFT_RIGHT(PAR_1,(32-n)) AND 1) XOR m
PAR_9=(SHIFT_LEFT(m,(32-n))) OR PAR_9
NEXT n
PAR_2=0 'Enable next conversion
ENDIF
```

Fig. 20 – Listing: Conversion of Gray code into binary code

The functionality of the decoders is easily programmed with *ADbasic* instructions:

Range	Instructions
Initialize decoder	SSI_MODE SSI_SET_BITS SSI_SET_CLOCK
read encoder data	SSI_READ SSI_START SSI_STATUS

The instructions are in the include file <ADwinGoldII.INC>. More information can be found in the online help.

Setting properties



Example:
Conversion of
Gray code

Programming

Programming

7.6 PWM outputs

PWM outputs enable to output pulse-width-modulated signals with selectable duty cycle on 6 outputs. The output is clocked with 50MHz.




Fig. 21 – Pin assignments PWM outputs, PWM 1-8 (TTL)

The functionality of the PWM outputs is easily programmed with *ADbasic* instructions; description see chapter 15, starting from page 126.

Function	Instructions
Initialize PWM outputs	PWM_INIT
Set operation mode	PWM_RESET PWM_STANDBY_VALUE
Start PWM output	PWM_ENABLE
Set PWM mode	PWM_WRITE_LATCH
Read PWM mode and status	PWM_GET_STATUS PWM_LATCH

The instructions The instructions are in the include file <ADwinGoldII.INC>. More information can be found in the online help.

8 CAN add-on

The add-on Gold II-CAN is equipped with several additional interfaces that are configured and operated individually:

- 2 CAN interfaces (page 30)

Depending on your requirements, you can order both interfaces either as high-speed or low-speed version. Switching in operation is not possible.

The inputs of the CAN interfaces are located on the connectors CAN 1 and CAN 2.

- 2 RSxxx interfaces (page 33)

Both interfaces can be configured separately per software to be operated as RS232 or RS485.

The interface inputs are located on the connectors COM1 and COM2.

8.1 CAN Interface

The CAN interfaces 1 and 2 can be operated individually. Depending on your requirements, you can order both interfaces either as high-speed or low-speed version. Switching in operation is not possible.

8.1.1 Hardware Description

The connections of the interfaces 1 and 2 are located on the 9-pin DSUB connectors CAN 1 and CAN 2. The pin assignment is the same.

The pinouts for CAN "High speed" and "Low speed" are different.




Fig. 22 – CAN: Pin assignments

Both interfaces have their individual CAN-GND potential; the potentials are both galvanically isolated from each other as well as from the mass potential (GND) of the enclosure.

The low speed version requires an external power supply of 12V DC. The power must be supplied for each interface separately.

If the CAN interface functions as the physical termination of a high-speed CAN bus, it must be terminated with a 120W resistor (only the first or the last CAN node). CAN nodes, which are not positioned in an end-location, must not be terminated.

If termination is required for one (or both) interfaces, the pins CAN(+) and CAN(-) must be connected by a resistor of 120W.

8.1.2 Description of the CAN interface

The CAN bus interface is equipped with the Intel® CAN controller AN82527 which works according to the specification CAN 2.0 parts A and B as well as to ISO 11898. You program the interface with **ADbasic** instructions, which are directly accessing the controller's registers.

Messages sent via CAN bus are data telegrams with up to 8 bytes, which are characterized by so-called identifiers. The CAN controller supports identifiers with a length of 11 bit and 29 bit. The communication, that means the management of bus messages, is effected by 15 message objects.

The registers are used for configuration and status display of the CAN controller. Here the bus speed and interrupt handling, etc. are set (see separate documentation "82527 - Serial Communications Controller, Architectural Overview" by Intel®)

The CAN bus can be set to frequencies of up to 1 MHz and is usually operated with 1 MHz; with low speed CAN the max. frequency is 125kHz. The CAN bus is galvanically isolated by optocouplers from the **ADwin** system.

An arriving message can trigger an interrupt which instantaneously generates an event at the processor. Therefore an immediate processing of messages is guaranteed.

Message Management

The CAN controller identifies messages by an identifier; these are parameters in a defined bit length. The parameters $0 \dots 2^{11}-1$ or $0 \dots 2^{29}-1$ result from the bit length.

The controller stores each message (incoming or outgoing) in one out of 15 message objects. The message objects can either be configured to send or to receive messages. Message object 15 can only be used to receive messages.

After initializing the CAN controller all message objects are not configured.

Power supply
(Low speed only)

Bus Termination
(High speed only)

Message



Identifier

Message objects

Each message object has an identifier, which enables the user to assign a message to a message object.

In **ADbasic** a message is transferred to a message object using the array `can_msg[][]`, which can receive 8 data bytes plus the amount of data bytes (9 elements). When reading a message from the message object it can also be transferred to the array `can_msg[][]`.

Sending a message is made as follows:

- You configure a message object to send and define the identifier of the object (instruction **EN_TRANSMIT**).
- Save the message in `can_msg[]`.
- Send the message (instruction **TRANSMIT**). The message in the array `can_msg[]` is transferred to the message object. As soon as the bus is ready, the message is sent (with the identifier of the message object).

Receiving a message is made as follows:

- You configure a message object to receive and define the identifier of the object (instruction **EN_RECEIVE**).
- The controller monitors the CAN bus if there are incoming messages and saves messages with the right identifier in the message object.
- Transfer the message from the message object into the array `can_msg[]` (instruction **READ_MSG**) and read out the corresponding identifier.

An arriving message overwrites the old data in the message object, which will be definitely lost. Therefore pay attention to reading out the data faster than you are receiving them. A data loss is indicated by a flag.

The message object 15 has an additional buffer, so that 2 messages can be stored there.

The allocation of an arriving message to a message object is automatically controlled by comparing its identifiers. The global mask (CAN registers 6...7 or 6...9) controls this comparison as follows:

- The identifier of the message is bit by bit compared to the identifier of the message object. If the relevant bits are identical, the message is transferred to the message object. Not relevant bits are not compared to each other, that is, the message is transferred to the object (if it depends on this bit).
- Relevant bits are set in the global mask.

With the global mask a message object is used for receiving messages with **different identifiers** (ID). The following example shows the assignment of the message IDs 1...4 to the message object IDs 1...4, when all bits of the global mask are set, except the two least-significant bits (if you have an 11-bit identifier it is 11111111100b).

Message ID	ID of the message object			
	1 ...001b	2 ...010b	3 ...011b	4 ...100b
1 (...001b)	x	x	x	0
2 (...010b)	x	x	x	0
3 (...011b)	x	x	x	0
4 (...100b)	0	0	0	x

x: Message is admitted

0: Message is not admitted

In this example the comparison of bit 2 is responsible for the assignment of the messages, because the bits 3...10 of the compared identifiers are identical (= 0) and the bits 0 and 1 are not compared, because they are set to zero in the global mask (= not relevant).

Setting the bus frequency

The **CAN bus frequency** depends on the configuration of the controller.

Transferring messages

Sending messages

Receiving messages

Assigning messages

Global mask

Bus frequency for special cases

The initialization with **INIT_CAN** configures the controller automatically to a CAN bus frequency of 1 MHz. If the CAN bus is to operate with a different frequency, just use the instruction **SET_CAN_BAUDRATE**.

With low speed CAN the maximum bus frequency is 125kBit/s.

In some special cases it may be better to select configurations other than those set with **SET_CAN_BAUDRATE**. For this purpose specified registers have to be set with the instruction **POKE**. The structure of the register is described in the controller documentation.

Enable Interrupt / Trigger Event

A message object can be enabled to trigger an interrupt when a message arrives. The interrupt output of the CAN controller is connected to the event input of the processor. The processor reacts immediately to incoming messages without having to control the message input (polling).

You can enable the interrupts of several message objects. Which object has caused the interrupt can be seen in the interrupt register (5Fh): It contains the number of the message object that caused the interrupt. If the interrupt flag (new message flag) is reset in the message object, the interrupt register will be updated. If there is no interrupt the register is set to 0. If another interrupt occurs during working with the first interrupt its source will be shown in the interrupt register. An additional interrupt does not occur in this case.

Programming

The interface is easily programmed using ADbasic instructions:


Range	Instructions
Initialization	INIT_CAN EN_INTERRUPT SET_CAN_BAUDRATE
Receiving and sending of data	Can_Msg EN_RECEIVE, EN_TRANSMIT READ_MSG, READ_MSG_CON TRANSMIT
Write / read access to the controller register	SET_CAN_REG GET_CAN_REG

The instructions are in the include file <ADwinGoldII.INC>. More information can also be found in the ADbasic manual and the online help.

8.2 RSxxx Interface

Each of the 2 RSxxx interfaces is equipped with the "Quad Universal Asynchronous Receiver/Transmitter" controller (UART), type TL16C754 from Texas Instruments®. Functionality and programming of the interfaces are based on this controller.

Both interfaces can be operated individually with the RS232 or RS485 protocol. The physical difference between the protocols is the level of the signals, which are generated by special driver components on the bus.



If an RS485 interface functions as the physical bus termination, the terminator must be a resistor (only the first or last RS485 participant). RS485 participants, which are not positioned in an end-location, must not be terminated.

For the termination there is—if required for the chosen circuit type—a voltage of +5V provided at pin 6. For bus termination please note, that the voltage line is equipped with a 300W resistor.

8.2.1 Setting the interface parameters

Each interface has an input and an output FIFO with a length of 64 bytes each.

The settings of the interface parameters are made separately for each channel, using the controller register. Below the settings are described more detailed:

- Handshake: The interface is operated in 4 modes:
 1. RS232 without handshake
 2. RS232 with software handshake (Xon/Xoff)
 3. RS232 hardware handshake (RTS/CTS). The signals RTS and CTS must be connected.
 4. RS485
- Parity: In order to recognize an error or incorrect data during the transfer, a parity bit can be transferred at the same time. The parity can be even or odd or you can have no parity bit at all.
- Data bits: the active data to be transferred may be 5...8 bits long.
- Stop bits: The number of stop bits can be set to 1, 1½ or 2. Here the number of stop bits depends on the number of data bits:
 - 5 data bits: 1 or 1½ stop bits.
 - 6...8 data bits: 1 or 2 stop bits.
- Baud rate: The physical data are between 35 Baud and 2.304MBaud; when using an RS-232 interface the maximum Baud rate is 115.2 kBaud.

The Baud Rates are derived by the clock rate of the module; the basic clock rate has a frequency of 2.304MHz. Based on this fact, every Baud rate is possible that can be derived by an integer division of the basic frequency. The divisor can have values between 1...0FFFFh. The following table shows some common Baud rates and their divisors:

Pin assignment

Bus termination (RS485 only)

Handshake

Parity

Data bits

Stop bits

Baud rate

Baud rate	Divisor		Baud rate	Divisor	
	dec.	hex.		dec.	hex.
2304000	1	0001h	19200	120	0078h
1152000	2	0002h	9600	240	00F0h
460800	5	0005h	4800	480	01E0h
230400	10	000Ah	2400	960	03C0h
115200	20	0014h	1200	1920	0780h
57600	40	0028h	600	3840	0F00h
38400	60	003Ch	300	7680	1E00h

Fig. 23 – RS-xxx: Baud rates

Special features of RS485

Via a RS485 interface more than 2 participants can communicate with each other. (Contrary to the RS232 interface). With RS485 interfaces a bus can be set up.

Consider the following:

- There is no handshake, because a handshake is only possible between 2 participants.
- The interface must know if it should write to the bus or get data from the bus (RS485_SEND).

8.2.2 Programming

Functionality and programming of the interface depend on this controller. The controller is easily programmed with ADbasic instructions:

Range	Instructions
Initialization	RS_INIT, RS_RESET
Receiving and transmitting of data	CHECK_SHIFT_REG, RS485_SEND, READ_FIFO, WRITE_FIFO
Write and read access to the controller register	GET_RS, SET_RS

The instructions are in the include file <ADwinGoldII.INC>. More information can be found starting from or the online help.

Example programs

The following program illustrates the initialization of the serial RS232 interface in the Init: section and the cyclic reading and writing of data in the Event: section. The process is timer-controlled:

```
REM The program initializes the serial interface
REM in the Init: section.
REM In the Event: section data is exchanged between
REM the interfaces 1 & 2 of the RS module.
REM The interfaces are tested with this program.
REM For this connect the interfaces with each other
REM before starting the program.

#INCLUDE adwpext.inc
DIM DATA_1[1000] AS LONG 'Transmitted data
DIM DATA_2[1000] AS LONG 'Received data
DIM lauf AS LONG          'Control variable

INIT:
  FOR run = 1 TO 1000      'Initialization of the transmit-
                           'ted data
    DATA_1[run] = run AND 0FFh
  NEXT run
  REM Initialization of the interfaces:
  REM 9600 Baud, not parity bit, 8 data bits,
  REM 2 stop bits, RS232 without handshake
  RS_INIT(19600,0,8,1,0)
  RS_INIT(2,9600,0,8,1,0)
  PAR_1 = 1
  PAR_4 = 1

EVENT:
  REM Read and write a data set
  IF (PAR_1 <= 1000) THEN 'Send data
    PAR_2 = WRITE_FIFO(1,DATA_1[PAR_1])
    IF (PAR_2 = 0) THEN INC PAR_1
  ENDIF

  PAR_3 = READ_FIFO(2)      'Read data
  IF (PAR_3 <> -1) THEN
    DATA_2[PAR_4] = PAR_3
    INC PAR_4
  ENDIF
  IF (PAR_4 > 1000) THEN END 'All data are transmitted
```

RS232

RS485

In this example the RS485 interface is a passive participant, which reads data coming from the input. If a specified value (55) is received, the interface starts to send. It sends continuously the value 44.

```
REM Interface 2 reads all data coming from the bus
REM until it receives the value 55. Now the interface
REM becomes active and sends the value 44.
```

```
#INCLUDE ADwgcnc.inc
DIM ret_val, val AS LONG

INIT:
  RS_RESET()
  REM Initialization of the interfaces:
  REM 38400 Baud, no parity bit, 8 data bits,
  REM 1 stop bit, RS485 software handshake
  RS_INIT(1,38400,0,8,0,3)
  RS_INIT(2,38400,0,8,0,3)
  RS485_SEND(1,1)           'Send interface 1
  RS485_SEND(2,0)           'Receive interface 2

EVENT:
  val = READ_FIFO(2)         'Read data from interface 2

  IF (val = 55) THEN
    RS485_SEND(2,1)          'Send interface 2
    ret_val = WRITE_FIFO(2,44) 'Write data
  ENDIF
```

9 Profibus Add-on

The add-on Gold II-Profibus provides a fieldbus node with the functionality of a Profibus slave. All settings are done via software.

Functions description

After power-on the fieldbus node must be initialized. The initialization determines the station address (slave node address) on the profibus as well as the size of the input and output areas.

There is a range each for data input and data output; each range has a maximum size of 76 bytes. Please note, that the terms "input" and "output" are used as the fieldbus controller (slave) sees them.



You set the number and length of input and output areas separately.

Hardware

The pin assignment of the 9-pin DSUB connector refers to DIN E 19245, part 3.

The Profibus has to be terminated at its physical beginning and at the end of its segments by an active terminator.

If required, you have to add the terminator yourself at the appropriate data lines of the fieldbus node or use an appropriate connector with integrated terminator.



Left and right of the DSUB connector, there are two LEDs, which display the operation status of the fieldbus node: operation mode (OP) and interface status (ST).

LED	Status	Meaning
OP	off	Offline or no power.
	green	Fieldbus node online, data exchange.
	flashing green	Fieldbus node online, status clear.
	flashing red, 1 flash	Error: Input/output configuration does not fit to master configuration.
	flashing red, 2 flashes	Error in Profibus configuration.
ST	off	Offline or no power.
	green	initialized.
	flashing green	initialized, diagnostiv event(s) present.
	red	Exception error.

Fig. 24 – Profibus: Meaning of LEDs

Projecting the Profibus

You are projecting the Profibus with a configuration tool suitable for the bus master. The following process description uses a Profibus master of the Hilscher company and the appropriate program SyCon.

The process description is valid for other configuration tools, correspondingly. Look for the exact process description of bus projection in the documentation of the configuration tool.

- Copy or import the GSD file hmsb1811.gsd of the fieldbus node from C:\ADwin\Fieldbus\Profibus into the source directory of the configuration tool.

The configuration tool loads all required information about the new slave from the appropriate GSD file; the file content is determined by EN 50170. Afterwards, the slave can be accessed by any master.

Copy the GSD file

Integrate the Slave

- In the configuration tool, add the Slave, i.e. the fieldbus node to the Profibus by selecting the GSD file hmsb1811.gsd. The station address must equal the address used for *ADbasic* initialization with **INIT_PROFIBUS**.

Afterwards the bus could be structured as below:



Configure the Slave

- Set number and length of input and output data in the fieldbus node memory.

Please note the following rules:

- The terms "input" and "output" have reverse meanings in *ADbasic* (slave) and in the configuration tool (master).
- You have to set the outputs (as seen from the master) first and then the inputs.
If there are inputs configured in *ADbasic*, the appropriate outputs must be set first in the configuration tool.
- Number and length of data ranges must equal the data used for *ADbasic* initialization with **INIT_PROFIBUS**.
- You may use only a single data length for each input data and output data. Input and output data can be set to a length of 1, 2, 4 or 8 Byte (2 byte = 1 word).

The following example line in *ADbasic* configures the slave with 2 inputs of 1 byte and 3 outputs of 1 byte.

```
PAR_31 = INIT_PROFIBUS (2, 2, 1, 3, 1, conf_Arr, DATA_1)
```

To configure the slave correctly in the vconfiguration tool you have to set the 2 outputs first and the 3 inputs afterwards (1 byte each). The graphic below shows this example configuration:

Module	Inputs	Outputs	In/Out	Identifier
Input 1 byte	1 Byte			0x90
Input 1 word	1 Word			0xD0
Input 2 words	2 Word			0xD1
Input 4 words	4 Word			0xD3
Output 1 byte		1 Byte		0xA0
Output 1 words		1 Word		0xE0

Slot	Idx	Module	Symbol	Type	I Addr.	I Len.	Type	O Addr.	O Len.
1	1	Output 1	Module1				QB	0	1
2	1	Output 1	Module2				QB	1	1
3	1	Input 1	Module3	IB	0	1			
4	1	Input 1	Module4	IB	1	1			
5	1	Input 1	Module5	IB	2	1			

Programming with ADbasic

The profibus interface is easily programmed with ADbasic instructions.

Area	Instructions
Initialize station address and data ranges	INIT_PROFIBUS
Read and write data	RUN_PROFIBUS

The instructions are described starting from page 158 or in the online help.

Initialization must be run with low priority since it takes some seconds; if it were a process with high priority, the PC interrupts the communication after a time (time-out). For the same reason, reading and writing data should be run with low priority.

Specifications

The fieldbus node is in agreement with the European Standard EN 50170, Volume 2. This norm is provided by the Profibus user organization:


Profibus Nutzerorganisation e.V.
 Haid-und-Neu-Str. 7
 76131 Karlsruhe, Germany
 Phone: +49-72196-58590
 Fax : +49-72196-58589
 Order number: 0.042

The following table shows the operating modes, the fieldbus node supports and its behavior:

Operating mode	Behavior
Operate	The Profibus slave is part of the cyclic data exchange. Input data are transferred to the master via bus and output data are made ready for the master to transfer them.
Clear	The inputs are updated and the outputs are set to zero.
Stop	The slave is no longer part of the bus communication.

Fig. 25 – Profibus: Operating modes

Operating modes of fieldbus node



10 DeviceNet Add-on

The add-on Gold II-DeviceNet provides a fieldbus node with the functionality of a DeviceNet slave. All settings are done via software.

Functions description

After power-on the fieldbus node must be initialized. The initialization determines the station address (slave node address) on the DeviceNet, the baudrate, and the size of the input and output areas.

There is a range each for data input and data output; each range has a maximum size of 255 bytes. Please note, that the terms "input" and "output" are used as the fieldbus controller (slave) sees them.


You set the number and length of input and output areas separately.

Hardware

The pin assignment of the DeviceNet connector refers to the specification of the Open DeviceNet Vendor Association (ODVA).

The DeviceNet has to be terminated at its physical beginning and at the end of its segments by an active terminator. If required, you have to add the terminator yourself at the appropriate data lines of the fieldbus node or use an appropriate connector with integrated terminator.

Left and right of the connector, there are two LEDs, which display the operation status of the node in the DeviceNet: network status (NP) and module status (MS; module stands for the node here).



LED	Status	Meaning
NS	off	Offline or no power.
	green	On-line, one or more connections are established.
	flashing green	On-line, no connections established.
	red	Error: Critical link failure.
	flashing red	Error: One or more connections timed-out.
	alternating red / green	Self test.
MS	off	No power.
	green	Operating in normal condition
	flashing green	Missing or incomplete configuration, device needs commissioning
	red	Error: Unrecoverable Fault(s).
	flashing red	Error: Recoverable Fault(s).
	alternating red / green	Self test.

Fig. 26 – DeviceNet: Meaning of LEDs

Projecting the DeviceNet

You are projecting the DeviceNet with a configuration tool suitable for the bus master. Look for the process description of bus projection in the documentation of the configuration tool.

For projecting, the file 324-8172-EDS_ABCC_DEV_V_2_3.eds (electronic data sheet) is provided in the folder C:\ADwin\Fieldbus\DeviceNet.

Make sure that you use the same settings (station address, baudrate, number and length of input and output data) for projecting as you have done for initialization in *ADbasic* with the instruction **INIT_DEVICENET**.

Please note, that the terms "input" and "output" may have reverse meanings in *ADbasic* (slave) and in the configuration tool (master). Also, the order of setting inputs and outputs may be of importance in the configuration tool.

Programming with ADbasic

The DeviceNet interface is easily programmed with *ADbasic* instructions.

Area	Instructions
Initialize station address, baudrate and data ranges	INIT_DEVICENET
Read and write data	RUN_DEVICENET

The instructions are described starting from page 163 or in the online help.

Initialization must be run with low priority since it takes some seconds; if it were a process with high priority, the PC interrupts the communication after a time (time-out). For the same reason, reading and writing data should be run with low priority.

11 EtherCAT Add-on

The add-on Gold II-EtherCAT provides a fieldbus node with the functionality of an EtherCAT slave. All settings are done via software.

Functions description


After power-on the fieldbus node must be initialized in *ADbasic*. The initialization determines the size of the input and output areas.

There is a range each for data input and data output; each range has a maximum size of 254 bytes. Please note, that the terms "input" and "output" are used as the fieldbus controller sees them.

You set the number and length of input and output areas separately.

Hardware

The interface has a plug connector of type RJ45 for both data input (IN) and data output (OUT). Each connector has a LED "Link / Activity" top left, which displays the operating status of the node in the EtherCAT bus. The two other LEDs have no function.



To the right and to the left of the connectors there are LEDs displaying the status of the EtherCAT state machine (RUN) and the occurrence of communication errors (ERR).

LED	Status	Meaning
Link / Activity	off	Offline (or no power).
	green	Fieldbus node online, no data exchange.
	green, flickering	Fieldbus node online, with data exchange.
RUN	off	Status INIT: interface being initialized (or no power).
	blinks green	Status PRE-OP: Interface has contact to bus master.
	flashes green once	Status SAFE-OP: Interface can read data from the bus, but not send.
	green	Status OP: Interface is completely ready, inputs and outputs are active.
	red	Status EXCEPTION.
ERR	off	No error (or no power).
	blinks red	Invalid configuration.
	flashes red once	Local error in the interface; EtherCAT status has been changed.
	flashes red twice	Application watchdog time-out.
	red	Critical communication error.

Fig. 27 – EtherCAT: Meaning of LEDs

If both LEDs RUN and ERR turn red, a serious error has occurred in the interface. Please inform the support of Jäger Messtechnik; you find the address on the inner side of the cover page of the manual.

Projecting the EtherCAT bus

You are projecting the EtherCAT bus with a configuration tool suitable for the bus master. The following process description uses the program "TwinCAT System Manager" of the Beckhoff company as EtherCAT bus master.

The process description is valid for other configuration tools, correspondingly. Look for the exact process description of bus projection in the documentation of the configuration tool.

- Copy the description file DDF_ABCC_ECT_V_1_02.XML of the fieldbus node from C:\ADwin\Fieldbus\EtherCAT into the root directory of the configuration tool.


Upon start-up, the configuration tool loads the required information about the new slave from the appropriate description file.

- Add the ADwin-EtherCAT slave as bus member to the EtherCAT bus.

Using TwinCAT System Manager, you mark the EtherCAT master and select the menu entry *Scan boxes* from the context menu (right mouse click). A list of all current bus members will be displayed.

- Select the ADwin-EtherCAT slave from the list; now the slave is confirmed as bus member.


Afterwards the bus could be structured as below:



- Configure the ADwin-EtherCAT slave in an ADbasic program using the instruction **INIT_ETHERCAT**.
- Read the configuration into the configuration tool.

Using the TwinCAT System Manager, you mark the ADwin-EtherCAT slave and click the button *Load PDO Info* from the device.

Afterwards the slave configuration could be as shown as below: 2 ranges of 4 byte as inputs and 2 ranges of 4 byte as outputs.



Programming with ADbasic

The fieldbus node is easily programmed with ADbasic instructions.

Area	Instructions
Initialize station address and data ranges	INIT_ETHERCAT
Read and write data	RUN_ETHERCAT

The instructions are described starting from page 166 or in the online help.

Initialization must be run with low priority since it takes some seconds; if it were a process with high priority, the PC interrupts the communication after a time (time-out). For the same reason, reading and writing data should be run with low priority.

Specifications

The fieldbus node is in agreement with the international standard IEC 61158 and IEC 61784-2. More information is provided by the EtherCAT user organization:

EtherCAT Technology Group
 Ostendstraße 196
 D-90482 Nürnberg
 Tel.: +49 9115405620
 Fax : +49 9115405629
<http://www.ethercat.org/>

The following table shows the operating modes, the EtherCAT node supports and its behavior:

Operating modes of EtherCAT node

Operating mode	Behavior
Init	The EtherCAT slave is being initialized by the bus master.
PreOp	The interface is part of the data exchange, inputs and outputs are not active.
SafeOp	The interface can receive data, outputs are not active.
Op	The interface is completely ready; inputs and outputs are active.

Fig. 28 – EtherCAT: Operating modes

12 Storage-16 Add-on

The add-on *Gold II-Storage-16* contains a memory card with 16 GiB storage volume and a battery-buffered real-time clock.

You can access the memory card from *ADbasic* or *TiCoBasic*. A simultaneous access from both *ADbasic* and *TiCoBasic* is not allowed.

The memory card must always be initialized in *ADbasic*, even if all other accesses are done in *TiCoBasic*.

Initialization must be run with low priority since it takes some seconds; if it were a process with high priority, the PC interrupts the communication after a time (time-out).

Data may be read or written. Data is always stored in blocks of 128 values on the memory card. As with initialization, reading and writing of data should be done in low priority.

The data transfer rate of a read / write process increases with the amount of transferred data blocks. In any case the optimum data rate is reached with erased memory card (after running **MEDIA_ERASE**).

The add-on provides a real-time clock which can be used to assign a specified time to measurements. With simple instructions, date and time are set and read out.

The time must be specified by a valid date and time of day; it has a resolution of one second. Leap years are considered.

The clock is battery-backed (type CR1632) and can remain up to 2 years without any external power supply i.e. when the system is turned off. To replace the buffer battery send *ADwin-Gold II* to the address on the inner side of the cover page.

Programming in *ADbasic* und *TiCoBasic*

The memory card is easily programmed with the following instructions. Please note that some instructions are only available in *ADbasic* but not in *TiCoBasic*:

Area	Instructions	Available in
Initialize memory card	MEDIA_INIT	<i>ADbasic</i>
Delete all data from memory card	MEDIA_ERASE	<i>ADbasic</i>
Read data	MEDIA_READ	<i>ADbasic</i> <i>TiCoBasic</i>
Write data	MEDIA_WRITE	<i>ADbasic</i> <i>TiCoBasic</i>
Read real-time clock	RTC_GET	<i>ADbasic</i> <i>TiCoBasic</i>
Set real-time clock	RTC_SET	<i>ADbasic</i>

The instructions are described starting from page 171 or in the online help.

Memory card

Real-time clock

13 ADwin-Gold II-Boot

ADwin-Gold II-Boot starts a previously programmed application automatically after power-up. After installation of this application an operation without computer is possible.

With ADwin-Gold II-Boot the following steps are executed after power-up:

- Loading the operating system
- Loading of the compiled processes, compiled by *ADbasic* (max. 10).
- Automatic starting of the process no. 10. Here you have also to program the start of all other processes.

If you do not wish to work with the boot loader option:

- Boot the system after power-up and the previously saved processes are disabled.
- After switching off and powering up anew, the boot loader option is enabled again.

By programming the Flash-EEPROM without processes and only with the file <ADwin11.btl> the system will only be booted after power-up, but no processes can be executed.

With the installation of the *ADwin*-Software from the supplied *ADwin* CD-ROM, the utility program for the boot loader (ADethflash) is automatically copied.

At standard installation you will find the program in the directory

`<C:\ADwin\Tools\Ethernet Interface\...>.`

You will find information about the boot loader with Ethernet interface in the "ADwin Installation" manual.

In combination with the Ethernet interface and boot loader you can write or read out 16000 long or float values à 32-bit via *ADbasic* processes into/from the Flash-EEPROM. A more detailed description can be found in the program <ADethflash.exe> by clicking on "Info about eeprom support".

Disable boot loader

16000 values you can freely dispose of

14 Accessories

The following accessories are available for the *ADwin-Gold II*:

- *ADwin-Gold II-pow*: external 12V power supply unit
- various lengths of power supply and USB or Ethernet cable
- cable connector for an external power supply
- mounting kits for enclosures

On the secondary side *ADwin-Gold II-pow* provides 12 Volt at a maximum load of 2 Ampere. The power supply unit is rated for the highest load and maximum expansions of the *ADwin-Gold II*.

Please pay attention to the fact that the USB, Ethernet cables are sufficiently shielded, in order to avoid interferences in the data lines. Interferences have to be passed before entering the chassis via GND (ground). (See also chapter 3 "Operating Environment").

ADwin-Gold II-pow

15 Software

You are programming *ADwin-Gold II*- all add-ons included - with simple *ADbasic* instructions. Basic instructions are described in the *ADbasic* manual.

Instructions for access of inputs / outputs and interfaces be found on following pages:

- page 51: System functions
- page 59: Analog Inputs and Outputs
- page 82: Digital Inputs and Outputs
- page 104: Counters
- page 119: SSI interface
- page 126: PWM Outputs
- page 135: CAN interface
- page 148: RSxxx interface
- page 158: Profibus interface
- page 162: DeviceNet interface
- page 166: EtherCAT interface
- page 170: Real-time clock
- page 173: Storage media (*ADbasic*)
- Instructions for LS bus modules like HSM24V are described in a separate manual or in the online help.

The *TiCo* processor of the *ADwin-Gold II* system can also access the inputs, outputs, and interfaces. The description of *ADbasic* instructions for T11 are therefore also valid for *TiCoBasic*. Please note, that only one of the processors *TiCo* oder T11 can access the I/Os at the same time.

Symbols in each description (see right) show, which processor (T11, *TiCo*) can use the instruction.

Please note:

- There are 2 different include files:
ADbasic: `ADwinGoldII.inc`; *TiCoBasic*: `GoldIITiCo.inc`.
- The *TiCo* processor runs with 50MHz clock speed (unit of `Processdelay`: 20ns), while T11 runs with 300MHz (unit of `Processdelay`: 3,3ns).

All descriptions are also found in the online help of the development environments *ADbasic* and *TiCoBasic*. To show a description, move the cursor on a keyword and hit the [F1] key.

T11

TiCo

Online help

15.1 System functions

This section describes the following instructions:

- Event_Config (page 52)
- Event_Enable (page 53)
- Set_LED (page 54)
- Watchdog_Init (page 55)
- Watchdog_Reset (page 56)
- Watchdog_Standby_Value (page 57)
- Watchdog_Status (page 58)

This section contains instructions für system functions of *ADwin-Gold II*.

Event_Config

T11

TiCo

EVENT_CONFIG configures the external event input.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
EVENT_CONFIG(min_hold, edge, prescale)
```

Parameters

<code>min_hold</code>	Minimum time, which an edge must be held to be accepted: 0: 15 ns (Default). 1: 50 ns.	LONG
<code>edge</code>	Type of edge which is accepted: 1: rising edge (Default). 2: fallig edge. 3: ising and falling edge.	LONG
<code>prescale</code>	Number (1...255) of edges, after which an event signal is triggered (Default: 1).	LONG

Notes

- / -

See also

Event_Enable

Valid for

Gold II

Example

```
Rem Select the appropriate include file for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
```

INIT:

```
Rem Configure event input for
Rem minimum time 15 ns, neg. edge, event signal after 4 edges
EVENT_CONFIG(0, 2, 4)
```

EVENT_ENABLE selects the event source.

Syntax

```
#INCLUDE ADwinGoldII.inc
EVENT_ENABLE(pattern)
```

Parameters

pattern Bit pattern, where the set bit selects the event source: LONG

- Bit 0: CAN interface 1.
- Bit 1: CAN interface 2.
- Bit 3: TiCo processr with instruction **TRIGGER_EVENT**.
- Bit 4: Event input at the DSub socket DIO 00-15 (IN, see page 15); default.
- All other bits are reserved.

Notes

Only one of the bits should be set.

The instructions **EVENT_ENABLE** and **EN_CAN_INTERRUPT** may not be used in parallel, because both instructions set the used event source.

See also

Event_Config, En_CAN_Interrupt

Valid for

Gold II

Example

```
#INCLUDE ADwinGoldII.inc

INIT:
Rem Set CAN interface 2 as event source
EVENT_ENABLE(00010b)
```

Event_Enable

T11

Set_LED

T11

TiCo

SET_LED switches the LED (besides the power switch) on or off.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
SET_LED(value)
```

Parameters

value Status of the LED.
0: off.
1: on, green light.
2: ein, red light.

LONG

Notes

The LED is normally switched on and off by process 15. To use **SET_LED** the process should therefore be stopped.

See also

- / -

Valid for

Gold II

Example

```
Rem Select the appropriate include file for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
INIT:
  STOP_PROCESS(15)
  SET_LED(1)           'set green LED
EVENT:
  ...
FINISH:
  SET_LED(0)           'switch off LED
  START_PROCESS(15)
```

WATCHDOG_INIT configures and activates the watchdog counter.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
WATCHDOG_INIT(enable, time, mode)
```

Parameters

enable	Operating mode of watchdog counter: 0: disabled (default). 1: enabled.	LONG
time	Starting value (1...0FFFEh) of watchdog counter in units of 10µs.	LONG
mode	Bit pattern (bits 0...3) to set the function of the watchdog counter. The bit function is: Bit 0: Stop T11 (ADwin CPU). Bit 1: Stop TiCo processor. Bit 2: Set output Watchdog Out to TTL level low. Bit 3: Set outputs OUT1...OUT8 and DIO00...DIO32 to TTL level low.	LONG

Notes

As soon as the watchdog counter is enabled, it decrements the counter value continuously. When the counter value reaches 0 (zero) the system assumes a malfunction and executes the functions being set by **mode**.

Set the active watchdog timer at least once to the start value within the counting time, in order to keep your system working (see **WATCHDOG_RESET**).

If bit 2 is set (and the counter enabled), the output Watchdog Out is set to the watchdog status: TTL level high = watchdog counting, TTL level low = watchdog stopped, counter value 0 is reached.

If bit 2 is not set or the watchdog counter is disabled, the output Watchdog Out can be set with **WATCHDOG_STANDBY_VALUE**.

See also

Watchdog_Reset, Watchdog_Standby_Value, Watchdog_Status

Valid for

Gold II

Example

```
Rem Select the appropriate include file for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
INIT:
    WATCHDOG_INIT(1,0FFFEh,1111b)'enable and configure watchdog

EVENT:
    WATCHDOG_RESET()          'reset watchdog regularly
    ...
```

Watchdog_Init

T11 TiCo



Watchdog_Reset

T11

TiCo

WATCHDOG_RESET resets the watchdog counter to the start value. The counter remains enabled.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

WATCHDOG_RESET( )
```

Parameters

- / -

Notes

As soon as the watchdog counter is enabled, it decrements the counter values continuously. When the counter value reaches 0 (zero) the system assumes a malfunction and executes the functions being set by **WATCHDOG_INIT**.

Set the active watchdog timer at least once to the start value (see **WATCHDOG_INIT**) within the counting time, in order to keep your system working. If the watchdog counter is disabled, **WATCHDOG_RESET** has no function.

See also

Watchdog_Init, Watchdog_Standby_Value, Watchdog_Status

Valid for

Gold II

Example

```
Rem Select the appropriate include file for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
```

```
INIT:
    WATCHDOG_INIT(1,0FFFFh,1111b)'enable and configure watchdog
```

```
EVENT:
    WATCHDOG_RESET( )           'reset watchdog regularly
    ...
```

```
FINISH:
    WATCHDOG_INIT(0,0,0)       'disable watchdog
```

WATCHDOG_STANDBY_VALUE sets the output Watchdog Out to the selected TTL level.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

WATCHDOG_STANDBY_VALUE(level)
```

Parameters

level	TTL level of the output Watchdog Out:	LONG
	0: TTL level low.	
	1: TTL level high.	

Notes

The output can only be set with **WATCHDOG_STANDBY_VALUE** if the watchdog counter itself does not set the output or is disabled (see **WATCHDOG_INIT**).

After power-up the output Watchdog Out is set to TTL level Low.

See also

Watchdog_Init, Watchdog_Reset, Watchdog_Status

Valid for

Gold II

Example

```
Rem Select the appropriate include file for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc

INIT:
    WATCHDOG_INIT(1,0FFFFeh,0001b)'enable and configure watchdog
    WATCHDOG_STANDBY_VALUE(1)'set watchdog value to level high

EVENT:
    WATCHDOG_RESET()          'reset watchdog regularly
    ...
```

Watchdog_Standby_Value

T11	TiCo
-----	------

Watchdog_Status

T11

TiCo

WATCHDOG_STATUS returns the status of the watchdog counter.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
ret_val = WATCHDOG_STATUS()
```

Parameters

ret_val Bit pattern with the status of the watchdog counter. LONG

Bit 0: Operating mode.
Bit 0 = 0: watchdog counter is disabled.
Bit 0 = 1: watchdog counter is enabled.

Bit 1: detection of malfunction.
Bit 1 = 0: no malfunction, watchdog is counting.
Bit 1 = 1: malfunction, watchdog has reached zero (0).
Other bits have no function.

Notes

As soon as the watchdog counter is enabled, it decrements the counter values continuously. When the counter value reaches 0 (zero) the system assumes a malfunction and executes the functions being set by **WATCHDOG_INIT**.

If the watchdog counter is disabled (bit 0 = 0), bit 1 has no function.

See also

Watchdog_Init, Watchdog_Reset, Watchdog_Standby_Value

Valid for

Gold II

Example

- / -

15.2 Analog Inputs and Outputs

This section describes instructions to access analog inputs and outputs on *ADwin-Gold II*:

- DAC (page 60)
- Start_DAC (page 61)
- Write_DAC (page 62)
- ADC (page 63)
- ADC24 (page 64)
- Read_ADC (page 66)
- Read_ADC24 (page 67)
- Set_Mux1 (page 68)
- Set_Mux2 (page 69)
- Start_Conv (page 70)
- Wait_EOC (page 71)
- Seq_Mode (page 72)
- Seq_Read (page 74)
- Seq_Read8 (page 75)
- Seq_Read16 (page 76)
- Seq_Set_Delay (page 77)
- Seq_Set_Gain (page 78)
- Seq_Select (page 79)
- Seq_Start (page 80)
- Seq_Status (page 81)

DAC

T11

TiCo

DAC outputs a defined voltage on a specified analog output.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc  
  
DAC(dac_no,value)
```

Parameters

dac_no	Number of the analog output: Gold II: 1...2 Gold II-DA4: 1...4 Gold II-DA8: 1...8	LONG
value	Value in digits, which defines the voltage to be output (0...65535).	LONG

Notes

If you specify a value which is beyond the permissible value range, it will automatically be set to the system-specific minimum or maximum value.

See also

Start_DAC, Write_DAC

Valid for

Gold II, Gold II-DA4, Gold II-DA8

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic  
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc  
Rem Digital P-controller  
DIM set_to, gain, diff, Out AS LONG 'Declaration  
  
EVENT:  
    set_to = Par_1          'Setpoint  
    gain = Par_2            'Dimension  
    diff = set_to - ADC(1)  'Calculate control deviation  
    Out = diff * gain       'Calculate actuating value  
    DAC(1, Out)            'Output of the actuating value
```

START_DAC starts the conversion or the output of all DAC.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

START_DAC( )
```

Parameters

- / -

Notes

WRITE_DAC sets the value in the output register of a DAC.

See also

DAC, Write_DAC

Valid for

Gold II, Gold II-DA4, Gold II-DA8

Example

```
REM Simultaneous output of two different signal waveforms
REM on outputs DAC 1 and 2.
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM i AS LONG
```


INIT:

```
PROCESSDELAY = 10000
i=0
WRITE_DAC(1,i)           'Set output register DAC1
WRITE_DAC(2,65535-i)     'Set output register DAC2
```

EVENT:

```
START_DAC( )             'Start output of all DAC
WRITE_DAC(1,i)           'Set output register DAC1
WRITE_DAC(2,65535-i)     'Set output register DAC2
INC(i)
IF (i=65535) THEN i=0
```

Start_DAC



Write_DAC

T11

TiCo

WRITE_DAC writes a digital value into the output register of a DAC. The conversion into output voltage is started by **START_DAC**.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

WRITE_DAC(dac_no,value)
```

Parameters

<code>dac_no</code>	Number of the analog output: Gold II: 1...2 Gold II-DA4: 1...4 Gold II-DA8: 1...8	LONG
<code>value</code>	Value in digits, which defines the voltage to be output (0...65535).	LONG

Notes

START_DAC starts the conversion of the register value into an output voltage.

See also

DAC, Start_DAC

Valid for

Gold II, Gold II-DA4, Gold II-DA8

Example

```
REM Simultaneous output of four different signal waveforms
REM on outputs DAC 1, 2, 3, 4 (Gold II-DA4).
REM The signal waveforms are stored in four DATA arrays and
REM can be filled before start of program from the PC.
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM i AS LONG 'Declaration
DIM Data_1[1000], Data_2[1000], Data_3[1000] AS LONG
DIM Data_4[1000] AS LONG

INIT:
PROCESSDELAY = 10000
i=1
WRITE_DAC(1,Data_1[i]) 'Set output register DAC1
WRITE_DAC(2,Data_2[i]) 'Set output register DAC2
WRITE_DAC(3,Data_3[i]) 'Set output register DAC3
WRITE_DAC(4,Data_4[i]) 'Set output register DAC4

EVENT:
START_DAC() 'Start output of all DAC
WRITE_DAC(1,Data_1[i]) 'Set output register DAC1
WRITE_DAC(2,Data_2[i]) 'Set output register DAC2
WRITE_DAC(3,Data_3[i]) 'Set output register DAC3
WRITE_DAC(4,Data_4[i]) 'Set output register DAC4
INC(i)
IF (i>1000) THEN i=1
```

ADC measures the voltage of an analog input and returns the corresponding digital value.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = ADC(channel)
```

Parameters

channel	Number (1...16) of the analog input channel.	LONG
ret_val	Measurement value in digits (0...65535).	LONG

Notes

ADC24 returns digital values with 24 bit resolution.

ADC is a combination of consecutive functions:

- **SET_MUX1**, **SET_MUX2**: Set the multiplexer to the specified input channel.
- Wait for settling of the multiplexer.
- **START_CONV**: Start measurement: Convert analog signal to a digital value.
- **WAIT_EOC**: Wait for the end of conversion.
- **READ_ADC**: Read out digital value from the register and return it.

Multiplexer settling time and conversion time are given on page 17.

If you indicate a non-existing input channel the measurement result will be undefined.

In the following examples the instructions **SET_MUX1/2**, **START_CONV**, **WAIT_EOC** and **READ_ADC** should be used instead of **ADC** in the following cases:

- Very short cycle times: **PROCESSDELAY** < 240 (s.a.).
- High internal resistance (>3kΩ) of the voltage source of the measurement signal: This increases the settling time of multiplexer.
- You want to use inevitable waiting times for additional program tasks.

With the following formula you can calculate the measured voltage from the returned digital value.

$$\text{Voltage} = (\text{Digits} - 32768_{\text{bipolar}}) \cdot \frac{\text{measurement range}}{65536}$$

The measurement range is 20 Volt here (input voltage range: -10V...10V).

See also

ADC24, Read_ADC, Set_Mux1, Set_Mux2, Start_Conv, Wait_EOC

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc 'for TiCoBasic
DIM iw AS LONG 'Declaration

EVENT:
'Measure analog input 1
iw = ADC(1)
'Write measurement value into global variable, so
'that the computer can read it
Par_1 = iw
```

ADC

T11 TiCo

ADC24

T11 TiCo

ADC24 measures the voltage of an analog input and returns the corresponding digital value. The return value has 24 bit resolution.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = ADC24(channel)
```

Parameters

<code>channel</code>	number of the analog input channel (1...16).	LONG
<code>ret_val</code>	measurement result in digits: (0...16777215 = $2^{24}-1$).	LONG

Notes

ADC returns measurement values with 16 bit resolution.

The return value of **ADC24** contains an 18 bit measurement value in bits 6...23; bits 0...5 are always zero (see also page 14).

Bit no.	31...24	23...16	15...6	05...00
Content	0	18 bit meas. value in bits 6...23		0

ADC24 is a combination of consecutive functions:

- **SET_MUX1, SET_MUX2**: Set the multiplexer to the specified input channel.
- Wait for settling of the multiplexer.
- **START_CONV**: Start measurement: Convert analog signal-considering the gain factor-to a digital value.
- **WAIT_EOC**: Wait for the end of conversion.
- **READ_ADC24**: Read out digital value from the register and return it.

Multiplexer settling time and conversion time are given on page 17.

If you indicate a non-existing input channel the measurement result will be undefined.

In the following examples you should use the instructions **SET_MUX1/2**, **START_CONV**, **WAIT_EOC** and **READADC24** instead of **ADC24** in the following cases:

- Very short cycle times: **PROCESSDELAY** < 200: **ADC12** cannot be executed during the cycle time.
- High internal resistance (>3k Ω) of the voltage source of the measurement signal: This increases the settling time of multiplexer.
- You want to use inevitable waiting times for additional program tasks.

With the following formula you can calculate the measured voltage from the returned digital value:

$$\text{Voltage} = (\text{Digits} - 8388608_{\text{bipolar}}) \cdot \frac{\text{measurement range}}{16777216}$$

The measurement range is 20 Volt here (input voltage range: -10V...10V).

See also

ADC, Read_ADC24, Set_Mux1, Set_Mux2, Start_Conv, Wait_EOC

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#INCLUDE ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc      'for TiCoBasic
DIM iw AS LONG           'Declaration

EVENT:
  'Measure analog input 1
  iw = ADC24(1)
  'Write measurement value into global variable so that
  'the computer can read it.
  Par_1 = iw
```

Read_ADC

T11 TiCo

READ_ADC returns a converted value from an A/D-converter with 16-bit resolution.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = READ_ADC(adc_no)
```

Parameters

adc_no	Number (1, 2) of the converter to read.	LONG
ret_val	Measurement value in digits which corresponds to the voltage at the converter's input.	LONG

Notes

READ_ADC24 returns a converted value with 12-bit resolution.

See also

ADC, Read_ADC24, Set_Mux1, Set_Mux2, Start_Conv, Wait_EOC

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc 'for TiCoBasic
EVENT:
    'Set multiplexer: ADC1 to channel 3, ADC2 to channel 4
    SET_MUX1(001b)
    SET_MUX2(001b)
    Rem interrupt IO access for MUX settling time
    IO_SLEEP(200)
    Rem use waiting time, except for access to IOs or external memory
    ...
    START_CONV(11b)      'Start conversion for both ADCs
    WAIT_EOC(11b)        'Wait for end of conversion
    Par_1 = READ_ADC(1)  'Read value of ADC1
    Par_2 = READ_ADC(2)  'Read value of ADC2
```


READ_ADC24 returns a converted value from an A/D-converter with 24-bit resolution.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = READ_ADC24(adc_no)
```

Parameters

adc_no	Number (1, 2) of the converter to read.	LONG
ret_val	Measurement value in digits (0...16777215 = $2^{24}-1$), which corresponds to the voltage at the converter's input.	LONG

Notes

READ_ADC returns a converted value with 16-bit resolution.

See also

ADC24, Read_ADC, Set_Mux1, Set_Mux2, Start_Conv, Wait_EOC

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc      'for TiCoBasic
DIM val1, val2 AS LONG

EVENT:
  'Set multiplexer: ADC12-1 to channel 3, ADC12-2 to channel 4
  SET_MUX1(001b)
  SET_MUX2(001b)
  Rem interrupt IO access for MUX settling time
  IO_SLEEP(200)
  Rem use waiting time, except for access to IOs or external memory
  ...
  START_CONV(11b)      'Start conversion for both ADCs
  WAIT_EOC(11b)        'Wait for end of conversion
  val1 = READ_ADC24(1) 'Read value of ADC1
  val2 = READ_ADC24(2) 'Read value of ADC2
```

Read_ADC24

T11 TiCo

Set_Mux1

T11

TiCo

SET_MUX1 sets the ADC1 multiplexer to the specified measurement channel and to the specified gain.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
SET_MUX1(pattern)
```

Parameters

pattern Bit pattern for the allocation of measurement channels and gain. LONG

Bit no.	31...5	4	3	2	1	0
	–	PGA 1		MUX 1		

PGA 1

Bits 3...4 determine the gain factor:

00: factor 1

10: factor 4

01: factor 2

11: factor 8

MUX 1

Bits 0...2 determine the channel to which the multiplexer is set:

000: channel 1

100: channel 9

001: channel 3

101: channel 11

010: channel 5

110: channel 13

011: channel 7

111: channel 15

Notes

Please consider that when setting the multiplexer to another channel a specified settling time is required. You should only start the conversion after this settling time has elapsed.

Multiplexer settling time and conversion time are given on page 17.

It is preferable to use a binary code (suffix "b") for the bit pattern. This will make it easier to display the bit pattern than if you use a decimal or hexadecimal representation although it is still possible to use these.

See also

ADC, ADC24, Read_ADC, Read_ADC24, Set_Mux2, Start_Conv, Wait_EOC

Valid for

Gold II

Example

To set the multiplexer of ADC1 to channel 5 and to gain 8, you need the bit pattern: 11010b (decimal: 26).

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
```

```
#INCLUDE ADwinGoldII.inc 'for ADbasic
```

```
Rem #Include GoldIITiCo.inc 'for TiCoBasic
```

```
DIM val AS LONG
```

```
EVENT:
```

```
SET_MUX1(11010b)'Set multiplexer 1: channel and gain
```

```
Rem interrupt IO access for MUX settling time
```

```
IO_SLEEP(200)
```

```
Rem use waiting time, except for access to IOs or external memory
```

```
...
```

```
START_CONV(1) 'Start AD-conversion ADC1
```

```
WAIT_EOC(1) 'Wait for end of conversion of ADC1
```

```
val = READ_ADC(1) 'Read value of ADC1
```

SET_MUX2 sets the ADC2 multiplexer to the specified measurement channel and to the specified gain.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

SET_MUX2(pattern)
```

Parameters

pattern Bit pattern for the allocation of measurement channels and gain. LONG

Bit no.	31...5	4	3	2	1	0
	—	PGA 2		MUX 2		

PGA 2 Bits 3...4 determine the gain factor:

00: factor 1 10: factor 4
01: factor 2 11: factor 8

MUX 2 Bits 0...2 determine the channel to which the multiplexer is set:

000: channel 2 100: channel 10
001: channel 4 101: channel 12
010: channel 6 110: channel 14
011: channel 8 111: channel 16

Notes

Please consider that when setting the multiplexer to another channel a specified settling time is required. You should only start the conversion after this settling time has elapsed.

Multiplexer settling time and conversion time are given on page 17.

It is preferable to use a binary code (suffix "b") for the bit pattern. This will make it easier to display the bit pattern than if you use a decimal or hexadecimal representation although it is still possible to use these.

See also

ADC, ADC24, Read_ADC, Read_ADC24, Set_Mux1, Start_Conv, Wait_EOC

Valid for

Gold II

Example

To set the multiplexer of ADC2 to channel 10 and gain 2, you need the bit pattern: 01100b (decimal: 12).

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc 'for TiCoBasic
DIM val AS LONG

EVENT:
SET_MUX2(01100b)'Set multiplexer 2: channel and gain
Rem interrupt IO access for MUX settling time
IO_SLEEP(200)
Rem use waiting time, except for access to IOs or external memory
...
START_CONV(2) 'Start AD-conversion ADC2
WAIT_EOC(2) 'Wait for end of conversion of ADC2
val = READ_ADC(2) 'Read value of ADC2
```

Set_Mux2

T11 TiCo

Start_Conv

T11 TiCo

START_CONV can start the conversion of one or more A/D converters.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
START_CONV(pattern)
```

Parameters

pattern

Bit pattern that specifies which converters should be started (only bits 0...2 can be used):

1: start conversion.

0: do not start conversion.

Bit no.	1	0
ADC1	–	x
ADC2	x	–

Notes

It is preferable to use a binary code (suffix "b") for the bit pattern. This will make it easier to display the bit pattern than if you use a decimal or hexadecimal representation although it is still possible to use these.

See also

ADC, ADC24, Read_ADC, Read_ADC24, Set_Mux1, Set_Mux2, Wait_EOC

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc 'for TiCoBasic
DIM val1 AS LONG

EVENT:
    SET_MUX1(0)          'Set multiplexer 1 to channel 1
    Rem interrupt IO access for MUX settling time
    IO_SLEEP(200)
    Rem use waiting time, except for access to IOs or external memory
    ...
    START_CONV(1)        'Start ADC1 A/D-conversion
    WAIT_EOC(1)          'Wait for end of conversion
    val1 = READ_ADC(1)   'Read out value
```

Multiplexer settling time and conversion time are given on page 17.

WAIT_EOC waits for the end of the conversion cycle of a specified A/D-converter.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
WAIT_EOC(pattern)
```

Parameters

pattern Bit pattern that specifies which converters are to be waited for (only bits 0...4 can be used). LONG

Bit no.	1	0
ADC1	–	x
ADC2	x	–

Notes

- / -

See also

ADC, ADC24, Read_ADC, Read_ADC24, Set_Mux1, Set_Mux2, Start_Conv

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #include GoldIITiCo.inc 'for TiCoBasic
DIM val AS LONG

EVENT:
    SET_MUX2(001b) 'Set MUX 2 to channel 4
    Rem interrupt IO access for MUX settling time
    IO_SLEEP(200)
    Rem use waiting time, except for access to IOs or external memory
    ...
    START_CONV(10b) 'Start A/D-conversion ADC2
    WAIT_EOC(10b) 'Wait for end of conversion at 'ADC2
    val = READ_ADC(2) 'Read out value
```

Multiplexer settling time and conversion time are given on page 17.

The conversion time of the ADC is 2µs.

Wait_EOC

T11 TiCo

Seq_Mode

T11 TiCo

SEQ_MODE initializes operation mode for the sequential control of an ADC.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc  
  
SEQ_MODE(adc_no, mode)
```

Parameters

adc_no	Number (1, 2) of the ADC.	LONG
mode	Operating mode of the sequential control: 0: Single conversion (default), no sequential control. 1: Mode "single shot", single conversion cycle. 2: Mode "continuous" continuous conversion.	LONG

Notes

After power-up mode 0 is active.

Modes 1 and 2 activate the sequential control of the single conversions with **ADC** are disabled then. The sequential control consecutively runs a conversion on several channels. The sequential control is always related to those channels being selected by **SEQ_SELECT**.

The modes differ in the following items:

Mode	Kind of conversion
0 Standard:	Single conversion at one channel without sequential control, see ADC .
1 single shot:	The sequential control is started by SEQ_START ; it ends as soon as each of the selected channels is converted once. The measurement values of the sequential control are read with SEQ_READ .
2 continuous:	The sequential control converts the selected channels continuously, providing new measurement values all the time. That is, conversion and process cycle run non-synchronously. The conversion is started with SEQ_START . Inside a process cycle SEQ_READ just reads the newest measurement value.

See also

Seq_Read, Seq_Read8, Seq_Read16, Seq_Set_Delay, Seq_Set_Gain, Seq_Select, Seq_Start, Seq_Status

Valid for

Gold II

Example

```

Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM DATA_1[16] AS LONG AT DM_LOCAL
DIM i AS LONG

INIT:
  Rem settings for sequential control of ADC 2
  SEQ_MODE(2,2)          'continuous mode
  SEQ_SET_DELAY(2,125)    'settling time 2.5 µs
  SEQ_SET_GAIN(2,0)       'gain factor 1
  Rem select all channels. selection is valid only for active
  Rem sequential control 2 = even numbered channels.
  SEQ_SELECT(0FFFFh)
  Rem start sequential control of ADC2
  SEQ_START(10b)

EVENT:
  Rem read current values of even channels
  FOR i = 2 TO 16 STEP 2
    DATA_1[i] = SEQ_READ(i)
  NEXT i

FINISH:
  SEQ_MODE(2,0)          'reset to standard mode

```

Seq_Read

T11

TiCo

SEQ_READ returns the current measurement value (16 bit) of a selected input channel of the sequential control.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = SEQ_READ(channel)
```

Parameters

channel	Input channel (1...16).	LONG
ret_val	Measurement value (16 bit).	LONG

Notes

The selection of input channels is useful only, if the sequential control has been enabled with **SEQ_MODE** and **SEQ_START** and if the input channel has been selected with **SEQ_SELECT**.

See also

Seq_Mode, Seq_Read8, Seq_Read16, Seq_Set_Delay, Seq_Set_Gain, Seq_Select, Seq_Start, Seq_Status

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM DATA_1[16] AS LONG AT DM_LOCAL
DIM i AS LONG

INIT:
  Rem settings for sequential control of ADC 2
  SEQ_MODE(2,2)           'continuous mode
  SEQ_SET_DELAY(2,125)    'settling time 2.5 µs
  SEQ_SET_GAIN(2,0)       'gain factor 1
  Rem select all channels. selection is valid only for active
  Rem sequential control 2 = even numbered channels.
  SEQ_SELECT(0FFFFh)
  Rem start sequential control of ADC2
  SEQ_START(10b)

EVENT:
  Rem read current values of even channels
  FOR i = 2 TO 16 STEP 2
    DATA_1[i] = SEQ_READ(i)
  NEXT i

FINISH:
  SEQ_MODE(2,0)           'reset to standard mode
```


SEQ_READ8 returns the measurement values (16 bit) of the input channels 1...8 of the sequential control.

Syntax

```
#INCLUDE ADwinGoldII.inc
SEQ_READ8(array[], array_idx)
```

Parameters

<code>array[]</code>	Array to hold the measurement values of the input channels 1...8.	ARRAY LONG
<code>array_idx</code>	Array element which holds the first measurement value.	LONG

Notes

The selection of input channels is useful only, if the sequential control has been enabled with **SEQ_MODE** and **SEQ_START**, and only for input channels which have been selected with **SEQ_SELECT**.

If less than 4 input channels are to be read, a loop with **SEQ_READ** is faster than **SEQ_READ8**.

See also

Seq_Mode, Seq_Read, Seq_Read16, Seq_Set_Delay, Seq_Set_Gain, Seq_Select, Seq_Start, Seq_Status

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM DATA_1[16] AS LONG AT DM_LOCAL
```

INIT:

```
Rem settings for sequential controls
SEQ_MODE(1,2)           'continuous mode
SEQ_MODE(2,2)           'continuous mode
SEQ_SET_DELAY(1,125)    'settling time 2.5 µs
SEQ_SET_DELAY(2,125)    'settling time 2.5 µs
SEQ_SET_GAIN(2,0)       'gain factor 1
SEQ_SELECT(0FFh)        'select channels 1...8
Rem start sequential control of ADC1 and ADC2
SEQ_START(11b)
```

EVENT:

```
Rem read values of channels 1...8
SEQ_READ8(DATA_1,1)
```

FINISH:

```
SEQ_MODE(1,0)           'reset to standard mode
SEQ_MODE(2,0)           'reset to standard mode
```

Seq_Read8

T11

Seq_Read16

T11

SEQ_READ16 returns the measurement values (16 bit) of the input channels 1...16 of the sequential control.

Syntax

```
#INCLUDE ADwinGoldII.inc
SEQ_READ16(array[], array_idx)
```

Parameters

<code>array[]</code>	Array to hold the measurement values of the input channels 1...16.	ARRAY LONG
<code>array_idx</code>	Array element which holds the first measurement value.	LONG

Notes

The selection of input channels is useful only, if the sequential control has been enabled with **SEQ_MODE** and **SEQ_START**, and only for input channels which have been selected with **SEQ_SELECT**.

See also

Seq_Mode, Seq_Read, Seq_Read8, Seq_Set_Delay, Seq_Set_Gain, Seq_Select, Seq_Start, Seq_Status

Valid for

Gold II

Example

```
#INCLUDE ADwinGoldII.inc
DIM DATA_1[16] AS LONG AT DM_LOCAL

INIT:
  Rem settings for sequential controls
  SEQ_MODE(1,2)           'continuous mode
  SEQ_MODE(2,2)           'continuous mode
  SEQ_SET_DELAY(1,125)    'settling time 2.5 µs
  SEQ_SET_DELAY(2,125)    'settling time 2.5 µs
  SEQ_SET_GAIN(2,0)       'gain factor 1
  SEQ_SELECT(0FFFFh)      'select channels 1...16
  Rem start sequential control of ADC1 and ADC2
  SEQ_START(11b)

EVENT:
  Rem read values of channels 1...16
  SEQ_READ16(DATA_1,1)

FINISH:
  SEQ_MODE(1,0)           'reset to standard mode
  SEQ_MODE(2,0)           'reset to standard mode
```

SEQ_SET_DELAY sets the waiting time (between 2 measurements) of the sequential control for one ADC.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

SEQ_SET_DELAY(adc_no, mux_time)
```

Parameters

<code>adc_no</code>	Number (1, 2) of the ADC.	LONG
<code>mux_time</code>	Number of time units of the variable part of the waiting time of the sequential control: 0...2^31: Time in units of 20ns.	LONG

Notes

The instruction is useful only, if the sequential control is enabled with **SEQ_MODE**.

After power-up, the waiting time is equal to the multiplexer settling time of 2µs.

If the internal resistance of the signal's voltage source is too great, the pre-set multiplexer settling time is too short for an accurate measurement. You can change the multiplexer settling time with the parameter `mux_time`.

Setting the waiting time influences the accuracy of the measurement at a high rate. Shorter waiting time tends to result in less accurate measurement values and longer waiting time in more accurate values.

The waiting time is calculated according to the following formula:

$$\text{waiting time} = \text{mux_time} \cdot 20\text{ns} + \text{conversion time}$$

The conversion time of the ADC is 2µs.

See also

Seq_Mode, Seq_Read, Seq_Read8, Seq_Read16, Seq_Set_Gain, Seq_Select, Seq_Start, Seq_Status

Valid for

Gold II

Example


```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM DATA_1[16] AS LONG AT DM_LOCAL
DIM i AS LONG

INIT:
  Rem settings for sequential control of ADC 2
  SEQ_MODE(2,2)           'continuous mode
  SEQ_SET_DELAY(2,125)    'waiting time 4.5 µs (125*20ns + 2µs)
  SEQ_SET_GAIN(2,0)       'gain factor 1
  Rem select all channels. selection is valid only for active
  Rem sequential control 2 = even numbered channels.
  SEQ_SELECT(0FFFFh)
  Rem start sequential control of ADC2
  SEQ_START(10b)

EVENT:
  Rem read current values of even channels
  FOR i = 2 TO 16 STEP 2
    DATA_1[i] = SEQ_READ(i)
  NEXT i

FINISH:
  SEQ_MODE(2,0)           'reset to standard mode
```

Seq_Set_Delay



Seq_Set_Gain

T11

TiCo

SEQ_SET_GAIN sets the gain factor of the sequential control for one ADC.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

SEQ_SET_GAIN(adc_no, gain)
```

Parameters

adc_no	Number (1, 2) of the ADC.	LONG
gain	Gain factor (with active sequential control only): 0 factor = 1, voltage range -10V...+10V. 1 factor = 2, voltage range -5V...+5V. 2 factor = 4, voltage range -2.5V...+2.5V. 3 factor = 8, voltage range 1.25V...+1.25V.	LONG

Notes

The instruction is useful only, if the sequential control is enabled with **SEQ_MODE**.

See also

Seq_Mode, Seq_Read, Seq_Read8, Seq_Read16, Seq_Set_Delay, Seq_Select, Seq_Start, Seq_Status

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM DATA_1[16] AS LONG AT DM_LOCAL
DIM i AS LONG

INIT:
Rem settings for sequential control of ADC 2
SEQ_MODE(2,2)           'continuous mode
SEQ_SET_DELAY(2,125)    'settling time 2.5 µs
SEQ_SET_GAIN(2,0)       'gain factor 1
Rem select all channels. selection is valid only for active
Rem sequential control 2 = even numbered channels.
SEQ_SELECT(0FFFFh)
Rem start sequential control of ADC2
SEQ_START(10b)

EVENT:
Rem read current values of even channels
FOR i = 2 TO 16 STEP 2
    DATA_1[i] = SEQ_READ(i)
NEXT i

FINISH:
SEQ_MODE(2,0)           'reset to standard mode
```

SEQ_SELECT wählt die Eingangskanäle aus, die mit den Ablaufsteuerungen der beiden ADC gewandelt werden.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

SEQ_SELECT(pattern)
```

Parameters

pattern Bit pattern to select the channels for conversion. LONG
 Bit = 0: Don't convert.
 Bit = 1: Do conversion.

Bit no.	31...16	15	...	2	1	0
Channel no.	–	16	...	3	2	1

Notes

The selection of input channels is useful only, if the sequential control of the appropriate sequential control is enabled with **SEQ_MODE**.

Even though the input channels are selected together with **SEQ_SELECT**, the sequential controls of the ADCs work independently. ADC 1 converts inputs with odd numbers only, ADC 2 inputs with even number.

The channels are automatically sorted in ascending order of channel numbers, that is the sequential controls convert the channel with the smallest number first.

See also

Seq_Mode, Seq_Read, Seq_Read8, Seq_Read16, Seq_Set_Delay, Seq_Set_Gain, Seq_Start, Seq_Status

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM DATA_1[16] AS LONG AT DM_LOCAL
DIM i AS LONG

INIT:
  Rem settings for sequential control of ADC 2
  SEQ_MODE(2,2)           'continuous mode
  SEQ_SET_DELAY(2,125)    'settling time 2.5 µs
  SEQ_SET_GAIN(2,0)       'gain factor 1
  Rem select all channels. selection is valid only for active
  Rem sequential control 2 = even numbered channels.
  SEQ_SELECT(0FFFFh)
  Rem start sequential control of ADC2
  SEQ_START(10b)

EVENT:
  Rem read current values of even channels
  FOR i = 2 TO 16 STEP 2
    DATA_1[i] = SEQ_READ(i)
  NEXT i

FINISH:
  SEQ_MODE(2,0)           'reset to standard mode
```

Seq_Select

T11 TiCo

Seq_Start

T11 TiCo

SEQ_START enables or disables the sequential controls of both ADC.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

SEQ_START(pattern)
```

Parameters

pattern Bit pattern to select the ADC:
Bit = 0: disable sequential control of this ADC.
Bit = 1: enable sequential control of this ADC.

LONG

Bit	31:02	01	00
ADC no.	–	2	1

Notes

The instruction is useful only, if the sequential control is enabled with **SEQ_MODE**.

See also

Seq_Mode, Seq_Read, Seq_Read8, Seq_Read16, Seq_Set_Delay, Seq_Set_Gain, Seq_Select, Seq_Status

Valid for

Gold II

Example

Rem Please select the appropriate include for ADbasic / TiCoBasic

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
DIM DATA_1[16] AS LONG AT DM_LOCAL
```

```
DIM i AS LONG
```

INIT:

```
Rem settings for sequential control of ADC 2
SEQ_MODE(2,2)           'continuous mode
SEQ_SET_DELAY(2,125)    'settling time 2.5 µs
SEQ_SET_GAIN(2,0)       'gain factor 1
Rem select all channels. selection is valid only for active
Rem sequential control 2 = even numbered channels.
SEQ_SELECT(0FFFFh)
Rem start sequential control of ADC2
SEQ_START(10b)
```

EVENT:

```
Rem read current values of even channels
FOR i = 2 TO 16 STEP 2
    DATA_1[i] = SEQ_READ(i)
NEXT i
```

FINISH:

```
SEQ_MODE(2,0)           'reset to standard mode
```

SEQ_STATUS returns if the single conversion cycle of a sequential control of an ADC is completed.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = SEQ_STATUS(adc_no)
```

Parameters

adc_no	Number (1, 2) of the ADC.	LONG
ret_val	Status of the sequential control for mode "single shot": 0: Single conversion cycle is completed. 1: Single conversion cycle is not yet completed.	LONG

Notes

The return value is useful only, if the sequential control has been initialized for operation mode "single shot" with **SEQ_MODE**.

See also

Seq_Mode, Seq_Read, Seq_Read8, Seq_Read16, Seq_Set_Delay, Seq_Set_Gain, Seq_Select, Seq_Start

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM DATA_1[16] AS LONG AT DM_LOCAL
DIM i AS LONG

INIT:
Rem settings for sequential control of ADC 1
SEQ_MODE(1,1)           'single shot mode
SEQ_SET_DELAY(1,125)    'settling time 2.5 µs
SEQ_SET_GAIN(1,1)       'gain factor 2
Rem select all channels. selection is valid only for active
Rem sequential control 1 = odd numbered channels.
SEQ_SELECT(0FFFFh)

EVENT:
Rem start sequential control of ADC1
SEQ_START(01b)
DO
UNTIL (SEQ_STATUS(1)=0)
Rem read values of odd channels
FOR i = 1 TO 15 STEP 2
DATA_1[i] = SEQ_READ(i)
NEXT i

FINISH:
SEQ_MODE(2,0)           'reset to standard mode
```

Seq_Status

T11 TiCo

15.3 Digital Inputs and Outputs

This section describes instructions to access digital inputs and outputs of *ADwin-Gold II*:

- Conf_DIO (page 83)
- Digin (page 84)
- Digin_Edge (page 85)
- Digin_FIFO_Clear (page 86)
- Digin_FIFO_Enable (page 87)
- Digin_FIFO_Full (page 88)
- Digin_FIFO_Read (page 89)
- Digin_FIFO_Read_Timer (page 90)
- Digin_Long (page 91)
- Digin_Word1 (page 92)
- Digin_Word2 (page 93)
- Digout (page 94)
- Digout_Bits (page 95)
- Digout_Long (page 96)
- Digout_Reset (page 97)
- Digout_Set (page 98)
- Digout_Word1 (page 99)
- Digout_Word2 (page 100)
- Get_Digout_Long (page 101)
- Get_Digout_Word1 (page 102)
- Get_Digout_Word2 (page 103)

CONF_DIO configures the 32 digital channels in groups of 8 as inputs or outputs.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
CONF_DIO(pattern)
```

Parameters

pattern Bit pattern that configures the digital channels as inputs or outputs: LONG
 Bit=0: Channels as inputs.
 Bit=1: Channels as outputs.

Bitno. in pattern	15...4	3	2	1	0
Channels	–	DIO31	DIO23	DIO15	DIO07
	
		DIO24	DIO16	DIO08	DIO00

Notes

The digital channels system are initially configured as inputs after power-up (and cannot be used as outputs). They can only be configured in groups of 8 as inputs or outputs.

We recommend the use of the configuration **CONF_DIO(1100b)**, which specifies DIO00...DIO15 as inputs and DIO16...DIO31 as outputs (see also page 15).

It is recommended that you use the binary representation (suffix "b"). It shows the allocation of bits to channel groups more clearly than decimal or hexadecimal representations which can still be used if desired.

See also

Digin, Digin_Long, Digin_Word1, Digin_Word2, Digout, Digout_Bits, Digout_Long, Digout_Word1, Digout_Word2, Get_Digout_Long, Get_Digout_Word1, Get_Digout_Word2

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
INIT:
  'Configure DIO00...DIO15 as inputs
  'and DIO16...DIO31 as outputs
  CONF_DIO(1100b)
```

Conf_DIO

T11 TiCo

Digin

T11

TiCo

DIGIN returns the TTL level of a digital input.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = DIGIN(channel)
```

Parameters

channel	Number (0...31) of digital input.	LONG
ret_val	TTL level of the selected input: 1: TTL level is high. 0: TTL level is low.	LONG

Notes

For any digital channel configured as output **DIGIN** has no function.

CONF_DIO configures digital channels as inputs or outputs in groups of 8.

See also

Conf_DIO, Digin_Edge, Digin_Long, Digin_Word1, Digin_Word2, Digout

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
```

INIT:

```
CONF_DIO(1100b)          'channels 0:15 as inputs
```

EVENT:

```
Rem input DIO00 = high?
IF (DIGIN(0) = 1) THEN
    Rem Set DIO18 and DIO20 to values of DIO02 and DIO05
    DIGOUT(18, DIGIN(2))
    DIGOUT(20, DIGIN(5))
ENDIF
```

DIGIN_EDGE returns whether a positive or negative edge has occurred on digital inputs.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = DIGIN_EDGE(edge)
```

Parameters

edge Kind of detected edge: LONG

1: Detect positive edge.
0: Detect negative edge.

ret_val Bit pattern where each bits represent an edge occurred at an input. The mapping of bits to inputs is shown below. LONG

Bit = 1: An edge has occurred.
Bit = 0: No edge occurred.

Bit no.	31	30	...	2	1	0
Input	31	30	...	2	1	0

Notes

A set bit in **ret_val** means, that a selected edge has been occurred at least once at the digital input since the previous query. Bit for output channels always return zero.

A query with **DIGIN_EDGE** resets all bits to zero.

See also

Digin_FIFO_Clear, Digin_FIFO_Enable, Digin_FIFO_Full, Digin_FIFO_Read, Digin_FIFO_Read_Timer

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc

INIT:
    CONF_DIO(1100b)          'channels 0:15 as inputs

EVENT:
    Rem check positive and negative edges, mask out outputs
    Par_1 = DIGIN_EDGE(1) AND 0Fh
    Par_2 = DIGIN_EDGE(0) AND 0Fh

    Rem output edge changes
    IF (Par_1+Par_2>0) THEN
        DIGOUT_BITS(SHIFT_LEFT(Par_1,16),SHIFT_LEFT(Par_2,16))
    ENDIF
```

Digin_Edge

T11 TiCo

Digin_FIFO_Clear

T11

TiCo

DIGIN_FIFO_CLEAR clears the FIFO of the edge detection unit.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

DIGIN_FIFO_CLEAR()
```

Parameters

- / -

Notes

- / -

See also

Digin_FIFO_Enable, Digin_FIFO_Full, Digin_FIFO_Read, Digin_FIFO_Read_Timer, Digin_Edge

Valid for

Gold II

Example

Rem Please select the appropriate include for ADbasic / TiCoBasic

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
DIM Data_1[10000], Data_2[10000] AS LONG
DIM num, i, index AS LONG
```

INIT:

```
CONF_DIO(1100b)           'channels 0:15 as inputs
DIGIN_FIFO_ENABLE(0)      'edge control off
DIGIN_FIFO_CLEAR()        'clear FIFO
DIGIN_FIFO_ENABLE(10011b) 'control channels 1,2,5
index = 1
```

EVENT:

```
num = DIGIN_FIFO_FULL() 'number of value pairs
IF (num > 0) THEN
  IF (index+num > 10000) THEN index = 1
  Rem read value pairs
  FOR i = 1 TO num
    DIGIN_FIFO_READ(DATA_1[index], DATA_2[index])
    index = index+1
  NEXT i
ENDIF
```

DIGIN_FIFO_ENABLE determines, which input channels the edge detection unit will monitor.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

DIGIN_FIFO_ENABLE(channels)
```

Parameters

channels Bit pattern which determines the input channels to be monitored. LONG

Bit no.	31	30	...	2	1	0
Input	31	30	...	2	1	0

Notes

Only input channels can be monitored. The channels are programmed as inputs or outputs with **DIGPROG**.

The edge detection unit checks each 10ns, if an edge has occurred at the selected input channels or if a level has been changed. If an edge has occurred, a pair of values is copied into an internal FIFO array:

- Value 1 contains the level status of all channels as bit pattern.
- Value 2 contains a time stamp, which is the current value of a 100MHz timer.

The FIFO array may contain 511 value pairs (level status and time stamp) in maximum. If and as long as the FIFO array is filled completely, any additional value pair cannot be saved and will thus be lost.

See also

Digin_FIFO_Clear, Digin_FIFO_Full, Digin_FIFO_Read, Digin_FIFO_Read_Timer, Digin_Edge, Conf_DIO

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
```

```
DIM Data_1[10000], Data_2[10000] AS LONG
DIM i, num, index AS LONG
```

```
INIT:
  CONF_DIO(1100b)           'channels 0:15 as inputs
  DIGIN_FIFO_ENABLE(0)      'edge control off
  DIGIN_FIFO_CLEAR()        'clear FIFO
  DIGIN_FIFO_ENABLE(10011b) 'control channels 1,2,5
  index = 1
```

```
EVENT:
  num = DIGIN_FIFO_FULL()   'number of value pairs
  IF (num > 0) THEN
    IF (index+num > 10000) THEN index = 1
    Rem read value pairs
    FOR i = 1 TO num
      DIGIN_FIFO_READ(DATA_1[index], DATA_2[index])
      index = index+1
    NEXT i
  ENDIF
```

Digin_FIFO_Enable

T11 TiCo

Digin_FIFO_Full

T11

TiCo

DIGIN_FIFO_FULL returns the number of saved value pairs in the FIFO of the edge detection unit.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = DIGIN_FIFO_FULL()
```

Parameters

ret_val Number (0...511) of saved value pairs in the FIFO.

LONG

Notes

The FIFO array may contain 511 value pairs (level status and time stamp) in maximum. If and as long as the FIFO array is filled completely, any additional value pair cannot be saved and will thus be lost.

See also

Digin_FIFO_Clear, Digin_FIFO_Enable, Digin_FIFO_Read, Digin_FIFO_Read_Timer, Digin_Edge

Valid for

Gold II

Example

Rem Please select the appropriate include for ADbasic / TiCoBasic
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

```
DIM Data_1[10000], Data_2[10000] AS LONG
DIM num, i, index AS LONG

INIT:
CONF_DIO(1100b)           'channels 0:15 as inputs
DIGIN_FIFO_ENABLE(0)      'edge control off
DIGIN_FIFO_CLEAR()        'clear FIFO
DIGIN_FIFO_ENABLE(10011b) 'control channels 1,2,5
index = 1

EVENT:
num = DIGIN_FIFO_FULL()   'number of value pairs
IF (num > 0) THEN
  IF (index+num > 10000) THEN index = 1
  Rem read value pairs
  FOR i = 1 TO num
    DIGIN_FIFO_READ(DATA_1[index], DATA_2[index])
    index = index+1
  NEXT i
ENDIF
```

DIGIN_FIFO_READ reads the value pairs from the FIFO of the edge detection unit and writes them into 2 arrays.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
DIGIN_FIFO_READ(value_by_ref, timestamp_by_ref)
```

Parameters

value_by_ref Array where the level status bit patterns are written. LONG
ref Each level status bit corresponds to a digital input (see table below).
timestamp_by_ref Array where time stamps are written. LONG

Bit no.	31	30	...	2	1	0
Input	31	30	...	2	1	0

Notes

Before reading there must be a check with **DIGIN_FIFO_FULL**, if there is at least one value pair saved in the FIFO.

The passed parameters must be variables, not constants.

The time difference between 2 level status patterns is the difference of the appropriate time stamps, measured in units of 10ns:

$$\Delta t = (\text{stamp}_1 - \text{stamp}_2) \cdot 10 \text{ ns}$$

See also

Digin_FIFO_Clear, Digin_FIFO_Enable, Digin_FIFO_Full, Digin_FIFO_Read_Timer, Digin_Edge

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM Data_1[10000], Data_2[10000] AS LONG
DIM num, index AS LONG

INIT:
CONF_DIO(1100b)           'channels 0:15 as inputs
DIGIN_FIFO_ENABLE(0)      'edge control off
DIGIN_FIFO_CLEAR()        'clear FIFO
DIGIN_FIFO_ENABLE(10011b) 'control channels 1,2,5
index = 1

EVENT:
IF (DIGIN_FIFO_FULL()>0) THEN
  Rem read one value pair
  DIGIN_FIFO_READ(Data_1[index], Data_2[index])
  index = index + 1
  IF (index>10000) THEN index = 1
ENDIF
```

Digin_FIFO_Read

T11 TiCo

Digin_FIFO_Read_Timer

T11

TiCo

DIGIN_FIFO_READ_TIMER returns the current status of the 100MHz timer.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = DIGIN_FIFO_READ_TIMER()
```

Parameters

ret_val Current value ($-2^{31}-1 \dots 2^{31}$) of the 100MHz timer.

LONG

Notes

The module timer is used to provide time stamps for the edge detection unit, see **DIGIN_FIFO_ENABLE**.

The timer value is increased every 10ns by 1, so the timer will reach the original timer value after about 43 seconds ($= 10\text{ns} \times 2^{32}$). For comparison of time this "overflow" must be considered, so the timer value must be queried regularly in the program before a overflow has happened.

See also

Digin_FIFO_Enable, Digin_FIFO_Read

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM start, diff, count AS LONG

INIT:
    count = 0
    start = DIGIN_FIFO_READ_TIMER()

EVENT:
    Rem count number of counter overflows
    IF (DIGIN_FIFO_READ_TIMER() < start) THEN
        INC(count)
        start = DIGIN_FIFO_READ_TIMER()
    ENDIF
```


DIGIN_LONG returns the value of the digital inputs DIO00...DIO31.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = DIGIN_LONG()
```

Parameters

ret_val Bit pattern that corresponds to the TTL-levels at the digital inputs (see table). LONG

1: TTL-level high.
0: TTL-level low.

Bit no. in ret_val	31	30	...	1	0
Channel	DIO31	DIO30	...	DIO01	DIO00

Notes

For any digital channel configured as output **DIGIN_LONG** will return an undefined value.

Digital channels are configured as inputs after start-up. (And thus cannot be accessed as outputs yet). Channels can be configured as inputs or outputs in groups of 8.

CONF_DIO configures digital channels as inputs or outputs in groups of 8. A standard configuration is **CONF_DIO**(1100b) which specifies DIO00...DIO15 as inputs and DIO16...DIO31 as outputs.

It is preferable to use a binary code (suffix "b") for the bit pattern. This will make it easier to display the bit pattern than if you use a decimal or hexadecimal representation although it is still possible to use these.

See also

Conf_DIO, Digin, Digin_Word1, Digin_Word2, Digout_Long

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM Data_1[10000] AS LONG AS FIFO

INIT:
Rem Configure all channels As inputs
Conf_DIO(0000b)

EVENT:
Rem Is digital input DIO17 set?
IF ((SHIFT_RIGHT(DIGIN_LONG(),17) AND 1) = 1) THEN
    Data_1 = ADC(1)          'get measurement value
ENDIF
```

Digin_Long

T11 TiCo

Digin_Word1

T11

TiCo

DIGIN_WORD1 returns the values of the digital inputs DIO00...DIO15.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = DIGIN_WORD1()
```

Parameterss

ret_val Bit pattern that corresponds to the TTL-levels at the digital inputs (see table). LONG

1: TTL-level high.
0: TTL-level low .

Bit no. in ret_val	31 ... 16	15	14	...	1	0
Channel	–	DIO15	DIO14	...	DIO01	DIO00

Notes

For any digital channel configured as output **DIGIN_WORD1** will return an undefined value.

Digital channels are configured as inputs after start-up. (And thus cannot be accessed as outputs yet). Channels can be configured as inputs or outputs in groups of 8.

CONF_DIO configures digital channels as inputs or outputs in groups of 8. A standard configuration is **CONF_DIO**(1100b) which specifies DIO00...DIO15 as inputs and DIO16...DIO31 as outputs.

It is preferable to use a binary code (suffix "b") for the bit pattern. This will make it easier to display the bit pattern than if you use a decimal or hexadecimal representation although it is still possible to use these.

See also

Conf_DIO, Digin, Digin_Long, Digin_Word2, Digout_Word1

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
DIM Data_1[10000] AS LONG AS FIFO
INIT:
    REM Configure inputs and outputs
    CONF_DIO(1100b)

EVENT:
    REM query if inputs DIO01 and DIO02 are level High
    IF ((DIGIN_WORD1() AND 110b) = 110b) THEN
        Data_1 = ADC(1)          'get measurement value
    ENDIF
```

DIGIN_WORD2 returns the values of the digital inputs DIO16...DIO31.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = DIGIN_WORD2()
```

Parameters

ret_val Bit pattern that corresponds to the TTL-levels at the digital inputs (see table). LONG

1: TTL-level high.
0: TTL-level low.

Bit no. in ret_val	31 ... 16	15	14	...	1	0
Channel	–	DIO31	DIO30	...	DIO17	DIO16

Notes

For any digital channel configured as output **DIGIN_WORD2** will return an undefined value.

Digital channels are configured as inputs after start-up. (And thus cannot be accessed as outputs yet). Channels can be configured as inputs or outputs in groups of 8.

CONF_DIO configures digital channels as inputs or outputs in groups of 8. A standard configuration is **CONF_DIO**(1100b) which specifies DIO00...DIO15 as inputs and DIO16...DIO31 as outputs.

It is preferable to use a binary code (suffix "b") for the bit pattern. This will make it easier to display the bit pattern than if you use a decimal or hexadecimal representation although it is still possible to use these.

See also

Conf_DIO, Digin, Digin_Long, Digin_Word1, Digout_Word2

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM Data_1[10000] AS LONG AS FIFO
INIT:
    REM Configure inputs and outputs
    CONF_DIO(0011b)

EVENT:
    REM query if inputs DIO16 and DIO17 are level High
    IF ((DIGIN_WORD2() AND 11b) = 11b) THEN
        Data_1 = ADC(1)          'get measurement value
    ENDIF
```

Digin_Word2

T11 TiCo

Digout

T11

TiCo

DIGOUT sets a single channel to the specified TTL level.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

DIGOUT(channel,value)
```

Parameters

channel	Number (0...31) of digital output.	LONG
value	TTL level to which the output is set: 1: Set to TTL level high. 0: Set to TTL level low.	LONG

Notes

For any digital channel configured as input **DIGOUT** has no function.

CONF_DIO configures digital channels as inputs or outputs in groups of 8.

See also

Conf_DIO, Digin, Digout_Bits, Digout_Long, Digout_Word1, Digout_Word2

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM value AS LONG

INIT:
    REM Configure inputs and outputs
    CONF_DIO(1100b)

EVENT:
    value = ADC(1)           'get measurement value
    IF (value > 1600) THEN 'limit exceeded?
        DIGOUT(19,1)         'set output DIO19 to level high
        DIGOUT(23,0)         'set output DIO23 to level low
    ENDIF
```

DIGOUT_BITS sets the specified channels to a defined TTL level.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
DIGOUT_BITS(set,clear)
```

Parameters

set Bit pattern to specify outputs, which are set to TTL level LONG
High (see table).
1: set to TTL level high.
0: do not change TTL level.

clear Bit pattern to specify outputs, which are set to TTL level LONG
Low (see table).
1: set to TTL level low.
0: do not change TTL level.

Bit no.	31	30	...	1	0
Channel	DIO31	DIO30	...	DIO01	DIO00

Notes

For any digital channel configured as input **DIGOUT_BITS** has no function.

CONF_DIO configures digital channels as inputs or outputs in groups of 8.

If a bit is set to 1 in **set** as well as in **clear**, the appropriate channel is set to TTL level low.

See also

Conf_DIO, Digout, Digout_Long, Get_Digout_Long

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM value AS LONG

INIT:
  REM Configure inputs and outputs
  CONF_DIO(0011b)

EVENT:
  value = ADC(1)           'get measurement value
  IF (value > 3000) THEN 'limit exceeded?
    Rem Set outputs DIO00 and DIO02 to level high,
    Rem set outputs DIO001, DIO003 and DIO004 to level low.
    DIGOUT_BITS(00101b, 11010b)
  ENDIF
```

Digout_Bits

T11 TiCo

Digout_Long

T11 TiCo

DIGOUT_LONG sets all channels to the defined TTL levels.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

DIGOUT_LONG(pattern)
```

Parameters

pattern Bit pattern that corresponds to the TTL-levels at the **LONG** digital inputs (see table).
1: TTL-level high.
0: TTL-level low.

Bit no. in pattern	31	30	...	1	0
Channel	DIO31	DIO30	...	DIO01	DIO00

Notes

For any digital channel configured as input **DIGOUT_LONG** has no function.

CONF_DIO configures digital channels as inputs or outputs in groups of 8.

To set selected channels without changing the other channels, use the instruction **DIGOUT_BITS**.

See also

Conf_DIO, Digin_Long, Digout, Digout_Bits, Digout_Word1, Digout_Word2, Get_Digout_Long

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM value AS LONG
```

INIT:

```
REM Configure all channels as outputs
CONF_DIO(1111b)
```

EVENT:

```
value = ADC(1)           'get measurement value
IF (value > 1500) THEN 'limit exceeded?
    Rem Set outputs DIO00, DIO02, DIO06 to level high,
    Rem all other channels to level low.
    DIGOUT_LONG(1000101b)
ENDIF
```

DIGOUT_RESET sets selected digital outputs to TTL level Low.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

DIGOUT_RESET(clear)
```

Parameters

clear Bit pattern to select the outputs, which are set to TTL level Low (see table).
1: set to TTL level Low.
0: do not change level.

Bit no.	31	30	...	1	0
Channel	DIO31	DIO30	...	DIO01	DIO00

Notes

For a channel configured as input, **DIGOUT_RESET** has no function.

CONF_DIO configures digital channels as inputs or outputs in groups of 8.

See also

Conf_DIO, Digout_Word2, Digout_Bits, Digout_Long, Get_Digout_Long, Digout_Set

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM value AS LONG

INIT:
  REM configure inputs/outputs
  CONF_DIO(0011b)
  PROCESSDELAY = 10000

EVENT:
  value = ADC(1)      'get measurement value
  IF (value > 3000) THEN 'limit exceeded?
    REM set outputs DIO01, DIO03, and DIO04 to level Low
    DIGOUT_RESET(11010b)
  ENDIF
```

Digout_Reset

T11 TiCo

Digout_Set

T11

TiCo

DIGOUT_SET sets selected outputs to TTL level High.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
DIGOUT_SET(set)
```

Parameters

set

Bit pattern to select the outputs, which are set to TTL level High (see table). LONG

1: set to TTL level High.

0: do not change level.

Bit no.	31	30	...	1	0
Channel	DIO31	DIO30	...	DIO01	DIO00

Notes

For a channel configured as input, **DIGOUT_SET** has no function.

CONF_DIO configures digital channels as inputs or outputs in groups of 8.

See also

Conf_DIO, Digout_Word2, Digout_Bits, Digout_Long, Get_Digout_Long, Digout_Reset

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM value AS LONG

INIT:
  REM configure inputs/outputs
  CONF_DIO(0011b)
  PROCESSDELAY = 10000

EVENT:
  value = ADC(1)      'get measurement value
  IF (value > 3000) THEN 'limit exceeded?
    REM set outputs DIO00 and DIO02 to level High
    DIGOUT_SET(00101b)
  ENDIF
```


DIGOUT_WORD1 sets the digital outputs DIO00...DIO15 to defined TTL-levels.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
DIGOUT_WORD1(pattern)
```

Parameters

pattern Bit pattern that corresponds to the TTL-levels at the digital outputs (see table). LONG

1: Set to TTL-level high.
0: Set to TTL-level low.

Bit no. in pattern	31 ... 16	15	14	...	1	0
Channel	–	DIO15	DIO14	...	DIO01	DIO00

Notes

For any digital channel configured as input **DIGOUT_WORD1** has no function.

CONF_DIO configures digital channels as inputs or outputs in groups of 8.

To set selected channels without changing the other channels, use the instruction **DIGOUT_BITS**.

See also

Conf_DIO, Digin_Word1, Digout, Digout_Bits, Digout_Long, Digout_Word2, Get_Digout_Word1

Valid for

Gold II

Example

Rem Please select the appropriate include for ADbasic / TiCoBasic

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
DIM value AS LONG
```

INIT:

```
REM Configure inputs and outputs
```

```
CONF_DIO(0011b)
```

EVENT:

```
value = ADC(1) 'get measurement value
```

```
IF (value > 3000) THEN 'limit exceeded?
```

```
REM Set outputs DIO00, DIO02 to level high,
```

```
REM all other channels to level low.
```

```
DIGOUT_WORD1(101b)
```

```
ENDIF
```

Digout_Word1

T11 TiCo

Digout_Word2

T11 TiCo

DIGOUT_WORD2 sets the digital outputs DIO16...DIO31 to defined TTL-levels.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

DIGOUT_WORD2(pattern)
```

Parameterss

pattern Bit pattern that corresponds to the TTL-levels at the digital outputs (see table). LONG

1: Set to TTL-level high.
0: Set to TTL-level low.

Bit no. in pattern	31 ... 16	15	14	...	1	0
Channel	–	DIO31	DIO30	...	DIO17	DIO16

Notes

For any digital channel configured as input **DIGOUT_WORD2** has no function.

CONF_DIO configures digital channels as inputs or outputs in groups of 8.

To set selected channels without changing the other channels, use the instruction **DIGOUT_BITS**.

See also

Conf_DIO, Digin_Word2, Digout, Digout_Bits, Digout_Long, Digout_Word1, Get_Digout_Word2

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
DIM value AS LONG
```

INIT:

```
REM Configure inputs and outputs
CONF_DIO(1100b)
```

EVENT:

```
value = ADC(1)           'get measurement value
IF (value > 2500) THEN 'limit exceeded?
    Rem Set outputs DIO17, DIO20 to level high,
    Rem all other channels to level low.
    DIGOUT_WORD2(10010b)
ENDIF
```

GET_DIGOUT_LONG returns the register contents of the digital outputs DIO00...DIO31.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = GET_DIGOUT_LONG()
```

Parameters

ret_val Contents (bit pattern) of the output register, bit allocation to outputs see table. LONG

1: TTL-level high.
0: TTL-level low.

Bit no. in ret_val	31	30	...	1	0
Channel	DIO31	DIO30	...	DIO01	DIO00

Notes

The return value represents the status of the output register only. A read back of physical output status is technically impossible.

For any digital channel configured as input **GET_DIGOUT_LONG** will return an undefined value. **CONF_DIO** configures digital channels as inputs or outputs in groups of 8.

See also

Conf_DIO, Digin_Long, Digout_Bits, Digout_Long, Get_Digout_Word1, Get_Digout_Word2

Valid for

Gold II

Example

Rem Please select the appropriate include for ADbasic / TiCoBasic

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

INIT:

```
REM Configure all channels as outputs
CONF_DIO(1111b)
```

EVENT:

```
Par_1 = GET_DIGOUT_LONG() 'read back bits 31:00 from register
```

Get_Digout_Long

T11 TiCo

Get_Digout_Word1

T11 TiCo

GET_DIGOUT_WORD1 returns the register contents of the digital outputs DIO00...DIO15.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = GET_DIGOUT_WORD1()
```

Parameterss

ret_val Bit pattern that corresponds to the TTL-levels at the digital outputs (see table). LONG

1: Set to TTL-level high.
0: Set to TTL-level low.

Bit no. in ret_val	31 ... 16	15	14	...	1	0
Channel	–	DIO15	DIO14	...	DIO01	DIO00

Notes

The return value represents the status of the output register only. A read back of physical output status is technically impossible.

For any digital channel configured as input **GET_DIGOUT_LONG** will return an undefined value. **CONF_DIO** configures digital channels as inputs or outputs in groups of 8.

See also

Conf_DIO, Digin_Word1, Digout_Bits, Digout_Word1, Get_Digout_Long, Get_Digout_Word1, Get_Digout_Word2

Valid for

Gold II

Example

Rem Please select the appropriate include for ADbasic / TiCoBasic

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

INIT:

```
REM Configure inputs and outputs
CONF_DIO(0011b)
```

EVENT:

```
Par_1 = GET_DIGOUT_WORD1() 'read back bits 15:00 from register
```

GET_DIGOUT_WORD2 returns the register contents of the digital outputs DIO16...DIO31.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
ret_val = GET_DIGOUT_WORD2()
```

Parameters

ret_val Bit pattern that corresponds to the TTL-levels at the digital outputs (see table).
1: Set to TTL-level high.
0: Set to TTL-level low.

Bit no. in ret_val	31 ... 16	15	14	...	1	0
Channel	–	DIO31	DIO30	...	DIO17	DIO16

Notes

The return value represents the status of the output register only. A read back of physical output status is technically impossible.

For any digital channel configured as input **GET_DIGOUT_LONG** will return an undefined value. **CONF_DIO** configures digital channels as inputs or outputs in groups of 8.

See also

Conf_DIO, Digin_Word1, Digout_Bits, Digout_Word2, Get_Digout_Long, Get_Digout_Word1, Get_Digout_Word2

Valid for

Gold II

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
```

INIT:

```
REM Configure inputs and outputs
CONF_DIO(1100b)
```

EVENT:

```
Par_1 = GET_DIGOUT_WORD2() 'read back bits 31:16 from register
```

Get_Digout_Word2

T11

TiCo

15.4 Counters

This section describes instructions to access counter inputs of *ADwin-Gold II*:

- Cnt_Clear (page 105)
- Cnt_Enable (page 106)
- Cnt_Get_Status (page 107)
- Cnt_Get_PW (page 108)
- Cnt_Get_PW_HL (page 109)
- Cnt_Latch (page 110)
- Cnt_Mode (page 111)
- Cnt_PW_Latch (page 113)
- Cnt_Read (page 114)
- Cnt_Read_Int_Register (page 115)
- Cnt_Read_Latch (page 116)
- Cnt_SE_Diff (page 117)
- Cnt_Sync_Latch (page 118)

CNT_CLEAR sets one or more counters to zero, according to the bit **pattern**.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

CNT_CLEAR(pattern)
```

Parameters

pattern Bit pattern.
Bit = 0: no influence.
Bit = 1: set counter to zero.

LONG

Bit no.	31...4	3	2	1	0
Counter no.	–	4	3	2	1

Notes

After **CNT_CLEAR** has been executed the bit pattern is automatically reset to 0 (zero), so the counters start counting from 0.

Please pay attention to set **CNT_MODE** parameter **pattern** to bit 1=0 for the appropriate counters. Else, with bit 1=1, the counter inputs A, B have also to be set to TTL level high, in order to clear the counter.

See also

Cnt_Enable, Cnt_Get_Status, Cnt_Get_PW, Cnt_Get_PW_HL, Cnt_Latch, Cnt_Mode, Cnt_PW_Latch, Cnt_Read, Cnt_Read_Latch, Cnt_SE_Diff

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#INCLUDE ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc      'for TiCoBasic
DIM old_1, new_1 AS LONG
DIM old_2, new_2 AS LONG

INIT:
  old_1 = 0           'initialize
  old_2 = 0
  CNT_SE_DIFF(0011b)  'counters 1+2 diff. (3+4 single ended)
  Rem Counter 1: Mode clock-direction, enable CLR input
  CNT_MODE(1,10000b)
  CNT_MODE(2,0)       'Set all counters to external clock
  CNT_CLEAR(11b)      'reset counters 1+2 to 0
  Rem start counters 1+2, stop counters 3+4 and PWM1-4
  CNT_ENABLE(11b)

EVENT:
  CNT_LATCH(11b)      'latch both counters 1+2
  new_1 = CNT_READ_LATCH(1) 'read latch A of counter 1 and
  new_2 = CNT_READ_LATCH(2) ' latch A of counter 2.
  Par_1 = new_1 - old_1 'caluclate the difference (f = impulses/time)
  Par_2 = new_2 - old_2 ' "-"
  old_1 = new_1        'Save new counter values
  old_2 = new_2        ' "-"
```

Cnt_Clear

T11 TiCo

Cnt_Enable

T11

TiCo

CNT_ENABLE disables or enables the counters set by **pattern**, to count incoming impulses.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

CNT_ENABLE(pattern)
```

Parameters

pattern Bit pattern.
Bit = 0: stop counter.
Bit = 1: enable counter.

LONG

Bit no.	31...9	11	10	9	8	7...4	3	2	1	0
Counter no.	–	PW4	PW3	PW2	PW1	–	VR4	VR3	VR2	VR1

Notes

Standard counters and PWM counters run separately.

See also

Cnt_Clear, Cnt_Get_Status, Cnt_Get_PW, Cnt_Get_PW_HL, Cnt_Latch, Cnt_Mode, Cnt_PW_Latch, Cnt_Read, Cnt_Read_Latch, Cnt_SE_Diff

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc 'for TiCoBasic
DIM old_1, new_1 AS LONG
DIM old_2, new_2 AS LONG

INIT:
  old_1 = 0 'initialize
  old_2 = 0
  CNT_SE_DIFF(0011b) 'counters 1+2 diff. (3+4 single ended)
  Rem Counter 1: Mode clock-direction, enable CLR input
  CNT_MODE(1,10000b)
  CNT_MODE(2,0) 'Set all counters to external clock
  CNT_CLEAR(11b) 'reset counters 1+2 to 0
  Rem start counters 1+2, stop counters 3+4 and PWM1-4
  CNT_ENABLE(11b)

EVENT:
  CNT_LATCH(11b) 'latch both counters 1+2
  new_1 = CNT_READ_LATCH(1) 'read latch A of counter 1 and
  new_2 = CNT_READ_LATCH(2) ' latch A of counter 2.
  Par_1 = new_1 - old_1 'caluculate the difference (f = impulses/time)
  Par_2 = new_2 - old_2 ' -"-
  old_1 = new_1 'Save new counter values
  old_2 = new_2 ' -"-
```


CNT_GET_STATUS returns the counter status register of one counter.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = CNT_GET_STATUS(counter_no)
```

Parameters

counter_no Counter number: 1...4. LONG

ret_val Contents of status register: Hints for potential error sources. LONG

Meaning of bits 0...4 see table.

Bit No.	31...5	4	3	2	1	0
Signal	–	C	L	N	B	A

- :don't care (signal status is not defined, mask out with 01Fh)
A: Signal A (static)
B: Signal B (static)
N: CLR-/LATCH input (static)
L: Line error (cable not connected or the line is broken)
C: Correlation error (signals A and B are identical, i.e. they are not phase-shifted by approx. 90°)

Notes

A line error (Lx) can only be detected at differential inputs! For TTL-inputs these bits are always 0.

The status register is automatically reset by reading.

See also

Cnt_Clear, Cnt_Enable, Cnt_Get_PW, Cnt_Get_PW_HL, Cnt_Latch, Cnt_Mode, Cnt_PW_Latch, Cnt_Read, Cnt_Read_Latch, Cnt_SE_Diff

Valid for

Gold II-CNT

Example

- / -

Cnt_Get_Status

T11 TiCo

Cnt_Get_PW

T11

CNT_GET_PW returns frequency and duty cycle of a PWM counter.

Syntax

```
#INCLUDE ADwinGoldII.inc

CNT_GET_PW(pwm_output,frequency,dutycycle)
```

Parameters

pwm_output	Number (1...4) of PWM counter.	LONG
frequency	Frequency in Hertz: 0,025 Hz ...100MHz.	FLOAT
		CONST
dutycycle	Duty cycle in percent: 0.0...100.0.	FLOAT
		CONST

Notes

The return values are given in the parameters *frequency* and *dutycycle*.

See also

Cnt_Enable, Cnt_Get_PW_HL, Cnt_Mode, Cnt_PW_Latch, Cnt_SE_Diff

Valid for

Gold II-CNT

Example

```
#INCLUDE ADwinGoldII.Inc

INIT:
    CNT_SE_DIFF(0)          'all counters single ended (TTL)
    CNT_MODE(1,0)           'Counter 1: PWM at input A
    CNT_MODE(2,0)           'Counter 2: PWM at input A
    CNT_ENABLE(1100000000b) 'start PWM counters 1+2

EVENT:
    CNT_PW_LATCH(11b)       'latch both counters 1+2
    CNT_GET_PW_HL(1,Par_1,Par_2) 'read high/low time
    CNT_GET_PW(1,FPar_1,FPar_2) 'read frequency./duty cycle
```

CNT_GET_PW_HL returns a stored high and low time of a PWM counter.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

CNT_GET_PW_HL(pwm_no, hightime, lowtime)
```

Parameters

pwm_no	Number (1...4) of PWM counter.	LONG
hightime	Pulse duration in units of 10ns: PWM high level time.	LONG
		CONST
lowtime	Pulse period in units of 10ns: PWM low level time.	LONG
		CONST

Notes

The return values are given in the parameters `hightime` and `lowtime`.

See also

Cnt_Enable, Cnt_Get_PW, Cnt_Mode, Cnt_PW_Latch, Cnt_SE_Diff

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #include GoldIITiCo.inc 'for TiCoBasic
DIM old_1, new_1 AS LONG
DIM old_2, new_2 AS LONG

INIT:
    old_1 = 0 'initialize
    old_2 = 0
    CNT_SE_DIFF(0) 'all counters single ended (TTL)
    CNT_MODE(1,0) 'Counter 1: PWM at input A
    CNT_MODE(2,0) 'Counter 2: PWM at input A
    CNT_ENABLE(1100000000b) 'start PWM counters 1+2

EVENT:
    CNT_PW_LATCH(11b) 'latch both counters 1+2
    CNT_GET_PW_HL(1, Par_1, Par_2) 'read high/low time
    CNT_GET_PW(1, FPar_1, FPar_2) 'read frequency./duty cycle
```

Cnt_Get_PW_HL

T11	TiCo
-----	------

Cnt_Latch

T11

TiCo

CNT_LATCH transfers the current counter values of one or more counters into the relevant Latch A, depending on the bit **pattern**.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
CNT_LATCH(pattern)
```

Parameters

pattern Bit pattern.
Bit = 0: no function.
Bit = 1: transfer counter values into Latch A .

LONG

Bit no.	31...4	3	2	1	0
Counter no.	–	4	3	2	1

Notes

After **CNT_LATCH** has been executed the bit pattern is automatically reset to 0 (zero).

Latch A is read out into a variable with **CNT_READ_LATCH** command.

Valid for

Gold II-CNT

See also

Cnt_Clear, Cnt_Enable, Cnt_Get_Status, Cnt_Get_PW, Cnt_Get_PW_HL, Cnt_Mode, Cnt_PW_Latch, Cnt_Read, Cnt_Read_Latch, Cnt_SE_Diff

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc 'for TiCoBasic
DIM old_1, new_1 AS LONG
DIM old_2, new_2 AS LONG

INIT:
  old_1 = 0 'initialize
  old_2 = 0
  CNT_SE_DIFF(0011b) 'counters 1+2 diff. (3+4 single ended)
  Rem Counter 1: Mode clock-direction, enable CLR input
  CNT_MODE(1,10000b)
  CNT_MODE(2,0) 'Set all counters to external clock
  CNT_CLEAR(11b) 'reset counters 1+2 to 0
  Rem start counters 1+2, stop counters 3+4 and PWM1-4
  CNT_ENABLE(11b)

EVENT:
  CNT_LATCH(11b) 'latch both counters 1+2
  new_1 = CNT_READ_LATCH(1) 'read latch A of counter 1 and
  new_2 = CNT_READ_LATCH(2) ' latch A of counter 2.
  Par_1 = new_1 - old_1 'caluclate the difference (f = impulses/time)
  Par_2 = new_2 - old_2 ' "-"
  old_1 = new_1 'Save new counter values
  old_2 = new_2 ' "-"
```

CNT_MODE defines the operating mode of one counter.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
CNT_MODE(counter_no,pattern)
```

Parameters

counter_no Counter number: 1...4. LONG

pattern Bit pattern to set the operating mode of a counter. LONG

Bit no.	Meaning
Bit 0	Counter mode: Bit = 0: mode clock/direction. Bit = 1: mode A-B.
Bit 1	Clear mode. Signal condition which clears the counter: Bit = 0: TTL level high at input CLR. Bit = 1: TTL level high at all inputs A, B, CLR. Available in mode A-B only.
Bit 2	Revert input A / CLK in mode clock/direction: Bit = 0: Input is not reverted. Bit = 1: Input is reverted.
Bit 3	Revert input B / DIR in mode clock/direction: Bit = 0: Input is not reverted. Bit = 1: Input is reverted.
Bit 4	Set use of input CLR / LATCH. Bit = 0: CLR input: clear counter. Bit = 1: LATCH input: latch counter.
Bit 5	Enable input CLR / LATCH. Bit = 0: Input CLR / LATCH is disabled. Bit = 1: Input CLR / LATCH is enabled.
Bit 6	Select edge for PWM analysis. Bit = 0: rising edge. Bit = 1: falling edge.
Bit 7,8	Select input for PWM analysis. 00b: Input A / CLK 01b: Input B / DIR 10b: Input CLR / LATCH
Bits 9...31	reserved

Notes

Please use **CNT_MODE** only when the counter is disabled, see **CNT_ENABLE**.

With standard clear mode (bit 1=0), the counter value is reset to zero as long as TTL level high is given at the input. In order to clear the counter, the input CLR must be enabled with bit 5=1.

If you want to clear a counter with **CNT_CLEAR** set **pattern** bit 1=0. Else, with bit 1=1, the counter inputs A, B have also to be set to TTL level high, in order to clear the counter.

See also

Cnt_Clear, Cnt_Enable, Cnt_Get_Status, Cnt_Get_PW, Cnt_Get_PW_HL, Cnt_Latch, Cnt_PW_Latch, Cnt_Read, Cnt_Read_Latch, Cnt_SE_Diff

Valid for

Gold II-CNT

Cnt_Mode

T11 TiCo

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#INCLUDE ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc      'for TiCoBasic
DIM old_1, new_1 AS LONG
DIM old_2, new_2 AS LONG

INIT:
    old_1 = 0                'initialize
    old_2 = 0
    CNT_SE_DIFF(0011b)      'counters 1+2 diff. (3+4 single ended)
    Rem Counter 1: Mode clock-direction, enable CLR input
    CNT_MODE(1,10000b)
    CNT_MODE(2,0)           'Set all counters to external clock
    CNT_CLEAR(11b)         'reset counters 1+2 to 0
    Rem start counters 1+2, stop counters 3+4 and PWM1-4
    CNT_ENABLE(11b)

EVENT:
    CNT_LATCH(11b)         'latch both counters 1+2
    new_1 = CNT_READ_LATCH(1)'read latch A of counter 1 and
    new_2 = CNT_READ_LATCH(2)' latch A of counter 2.
    Par_1 = new_1 - old_1    'caluclate the difference (f = impulses/time)
    Par_2 = new_2 - old_2    ' -"-
    old_1 = new_1           'Save new counter values
    old_2 = new_2           ' -"-
```

CNT_PW_LATCH copies the value of one or more PWM counters into a buffer.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

CNT_PW_LATCH(pattern)
```

Parameters

pattern Bit pattern. LONG
 Bit = 0: no function.
 Bit = 1: transfer PWM counter value into a buffer.

Bit no.	31...4	3	2	1	0
Counter	–	4	3	2	1

Notes

The buffer is to be read with **CNT_PW_F_DC** or **CNT_PW_HL**.

See also

Cnt_Enable, Cnt_Get_PW, Cnt_Get_PW_HL, Cnt_Mode, Cnt_SE_Diff

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc 'for TiCoBasic
DIM old_1, new_1 AS LONG
DIM old_2, new_2 AS LONG

INIT:
  old_1 = 0          'initialize
  old_2 = 0
  CNT_SE_DIFF(0)     'all counters single ended (TTL)
  CNT_MODE(1,0)      'Counter 1: PWM at input A
  CNT_MODE(2,0)      'Counter 2: PWM at input A
  CNT_ENABLE(1100000000b) 'start PWM counters 1+2

EVENT:
  CNT_PW_LATCH(11b)  'latch both counters 1+2
  CNT_GET_PW_HL(1,Par_1,Par_2) 'read high/low time
  CNT_GET_PW(1,FPar_1,FPar_2) 'read frequency./duty cycle
```

Cnt_PW_Latch

T11 TiCo

Cnt_Read

T11 TiCo

CNT_READ transfers a current counter value into Latch A and returns the value.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = CNT_READ(counter_no)
```

Parameters

counter_no	Counter number: 1...4.	LONG
ret_val	Counter values.	LONG

Notes

Use the return value in calculations only with variables of the type **LONG** (e.g. differences or count direction).

See also

Cnt_Clear, Cnt_Enable, Cnt_Get_Status, Cnt_Get_PW, Cnt_Get_PW_HL, Cnt_Latch, Cnt_Mode, Cnt_PW_Latch, Cnt_Read_Latch, Cnt_SE_Diff

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc      'for TiCoBasic
DIM old_1, new_1 AS LONG
DIM old_2, new_2 AS LONG

INIT:
  old_1 = 0           'initialize
  old_2 = 0
  CNT_SE_DIFF(0011b)  'counters 1+2 diff. (3+4 single ended)
  Rem Counter 1: Mode clock-direction, enable CLR input
  CNT_MODE(1,10000b)
  CNT_MODE(2,0)       'Set all counters to external clock
  CNT_CLEAR(11b)      'reset counters 1+2 to 0
  Rem start counters 1+2, stop counters 3+4 and PWM1-4
  CNT_ENABLE(11b)

EVENT:
  CNT_LATCH(11b)      'latch both counters 1+2
  new_1 = CNT_READ_LATCH(1) 'read latch A of counter 1 and
  new_2 = CNT_READ_LATCH(2) 'latch A of counter 2.
  Par_1 = new_1 - old_1 'caluclate the difference (f = impulses/time)
  Par_2 = new_2 - old_2 ' "-"
  old_1 = new_1       'Save new counter values
  old_2 = new_2       ' "-"
```


CNT_READ_INT_REGISTER returns the content of a counter register.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = CNT_READ_INT_REGISTER(counter_no, reg_no)
```

Parameters

<code>counter_no</code>	Counter number: 1...4.	LONG
<code>reg_no</code>	Key number (0...15) for a counter register, see below.	LONG
<code>ret_val</code>	Content of the counter register.	LONG

reg_no	Register
0	Latch 1 for positive edges.
1	Latch 2 for positive edges.
2	Latch 3 for positive edges.
3	Latch 1 for negative edges.
4	Latch 2 for negative edges.
5	Latch 3 for negative edges.
6	Software latch for VR counter.
7	Software latch for PWM counter.
8	Shadow register for Latch 1, positive edges.
9	Shadow register for Latch 2, positive edges.
10	Shadow register for Latch 3, positive edges.
11	Shadow register for Latch 1, negative edges.
12	Shadow register for Latch 2, negative edges.
13	Shadow register for Latch 3, negative edges.
14	Shadow register for software latch, VR counter.
15	Counter status.

Notes

- / -

See also

Cnt_Sync_Latch

Valid for

Gold II-CNT

Example

see Cnt_Sync_Latch

Cnt_Read_Int_Register

T11 TiCo

Cnt_Read_Latch

T11 TiCo

CNT_READ_LATCH returns the value of a counter's Latch A.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = CNT_READ_LATCH(counter_no)
```

Parameters

counter_no	Counter number: 1...4.	LONG
ret_val	Contents of Latch A .	LONG

Notes

Use the return value in calculations only with variables of the type **LONG** (e.g. differences or count direction).

See also

Cnt_Clear, Cnt_Enable, Cnt_Get_Status, Cnt_Latch, Cnt_Mode, Cnt_Read, Cnt_SE_Diff

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc      'for TiCoBasic
DIM old_1, new_1 AS LONG
DIM old_2, new_2 AS LONG

INIT:
  old_1 = 0           'initialize
  old_2 = 0
  CNT_SE_DIFF(0011b)  'counters 1+2 diff. (3+4 single ended)
  Rem Counter 1: Mode clock-direction, enable CLR input
  CNT_MODE(1,10000b)
  CNT_MODE(2,0)       'Set all counters to external clock
  CNT_CLEAR(11b)      'reset counters 1+2 to 0
  Rem start counters 1+2, stop counters 3+4 and PWM1-4
  CNT_ENABLE(11b)

EVENT:
  CNT_LATCH(11b)      'latch both counters 1+2
  new_1 = CNT_READ_LATCH(1)'read latch A of counter 1 and
  new_2 = CNT_READ_LATCH(2)' latch A of counter 2.
  Par_1 = new_1 - old_1 'caluclate the difference (f = impulses/time)
  Par_2 = new_2 - old_2 ' "-"
  old_1 = new_1       'Save new counter values
  old_2 = new_2       ' "-"
```

CNT_SE_DIFF sets all counter inputs to input mode single-ended or differential.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

CNT_SE_DIFF(pattern)
```

Parameter

pattern Bit pattern to set the counter input modes:
Bit = 0: Run input single-ended.
Bit = 1: Run input differential.

LONG

Bit no. in pattern	31 ... 4	3	2	1	0
Inputs of counter no.	–	4	3	2	1

Notes

After start-up, counter inputs are set to input mode single-ended.

See also

Cnt_Clear, Cnt_Enable, Cnt_Get_Status, Cnt_Latch, Cnt_Mode, Cnt_Read, Cnt_Read_Latch

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc 'for TiCoBasic
DIM error AS LONG
DIM old_1, new_1 AS LONG
DIM old_2, new_2 AS LONG

INIT:
    CNT_ENABLE(0) 'stop all counters
    CNT_SE_DIFF(0001b) 'set counter 1 diff. (2-4 single ended)
    CNT_MODE(1,10000b) 'counter 1: Mode clock-direction
    CNT_CLEAR(0001b) 'set counter 1 to 0
    CNT_ENABLE(0001b) 'start counter 1
    old_1 = 0 'initialize
    old_2 = 0
    error = 0 'reset error flag

EVENT:
    Par_1 = CNT_READ(1) 'read counter 1
    Rem read status register and mask out
    Par_2 = CNT_GET_STATUS(1) AND 01Fh
    IF (Par_2 AND 01000b = 01000b) THEN 'line error counter 1?
        INC Par_3 'number of line errors up to now
        error = 1 'set error flag
    ENDIF
    IF (Par_2 AND 10000b = 10000b) THEN 'correlation error
        INC Par_4 'number correlation error up to now
        error = 1 'set error flag
    ENDIF
    Par_5 = SHIFT_RIGHT(Par_2 AND 100b,2) 'status CLR input
    Par_6 = Par_2 AND 1b 'status input A
    Par_7 = SHIFT_RIGHT(Par_2 AND 10b,1) 'status input B
```

Cnt_SE_Diff

T11 TiCo

Cnt_Sync_Latch

T11 TiCo

CNT_SYNC_LATCH copies the contents of the selected counters and PWN counters into a buffer.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

CNT_SYNC_LATCH(pattern)
```

Parameters

pattern Bit pattern
 Bit = 0: No function.
 Bit = 1: Copy counter content into a buffer.

LONG

Bit no.	31...4	3	2	1	0
Counter no.	–	4	3	2	1

Notes

Each bit is assigned to both a VR counter and a PWM counter. For each set bit, both counter contents copied simultaneously. The instruction therefore has the same function as **CNT_LATCH** and **CNT_PW_LATCH** together.

The buffers can read e.g. with **CNT_READ_LATCH** or **CNT_GET_PW**.

See also

Cnt_Get_PW, Cnt_Latch, Cnt_Mode, Cnt_Read_Int_Register, Cnt_PW_Latch

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#INCLUDE ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc 'for TiCoBasic
#DEFINE frequency FPAR_1
DIM time AS LONG
DIM edges AS LONG
DIM oldpw AS LONG
DIM oldcnt AS LONG
DIM newpw AS LONG
DIM newcnt AS LONG
DIM pw_cnt AS LONG

INIT:
  PROCESSDELAY = 3000000'100Hz
  CNT_ENABLE(0001b)
  CNT_MODE(1,0b) 'mode: clock/dir
  CNT_CLEAR(0Fh)
  CNT_ENABLE(0F0Fh) 'enable standard and PWM counters
  CNT_PW_LATCH(0Fh) 'copy PWM counter values
  oldpw = 0
  oldcnt = 0
  frequency = 0

EVENT:
  CNT_SYNC_LATCH(0001b)'latch counter 1 values (standard and PWM)
  newcnt = CNT_READ_LATCH(1) 'vr-cnt
  edges = (newcnt-oldcnt) 'number of edges between events
  IF (edges <> 0) THEN
    pw_cnt = CNT_READ_INT_REGISTER(1,8) 'positive edges latch 1
    time = pw_cnt - oldpw'calculate timebase
    frequency = edges*100000000/time 'frequency
    '(100000000=timer frequency)
    oldcnt=newcnt 'store VR-counter value
    oldpw =newpw 'store PW-counter value
  ENDIF
```

15.5 SSI interface

This section describes instructions to access SSI decoders of *ADwin-Gold II*:

- SSI_Mode (page 120)
- SSI_Read (page 121)
- SSI_Set_Bits (page 122)
- SSI_Set_Clock (page 123)
- SSI_Start (page 124)
- SSI_Status (page 125)

SSI_Mode

T11

TiCo

SSI_MODE sets the modes of all SSI decoders, either "single shot" (read out once) or "continuous" (read out continuously).

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
SSI_MODE(pattern)
```

Parameters

pattern

Operation mode of the SSI decoders, indicated as bit pattern. A bit is assigned to each of the decoders (see table).

LONG

Bit = 0: "Single shot" mode, the encoder is read out once.

Bit = 1: "Continuous" mode, the encoder is read out continuously.

Bit no.	31:2	3	2	1	0
SSI decoder	–	4	3	2	1

Notes

If you select the mode "continuous", reading the encoder is started immediately. **SSI_START** is not necessary for this.

Using the "continuous" mode, some encoder types occasionally return the wrong counter value 0 (zero) instead of the correct counter value. This error does not occur with the "single shot" mode.

See also

SSI_Read, SSI_Set_Bits, SSI_Set_Clock, SSI_Start, SSI_Status

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
Rem Decoder 1 runs with 2.5 MHz, Decoder 2 with 1.0 MHz
INIT:
    SSI_SET_CLOCK(1,10) 'clock rate for decoder 1
    SSI_SET_CLOCK(2,25) 'clock rate for decoder 2
    SSI_MODE(11b)       'Set continuous-mode (for encoders 1+2)
    SSI_SET_BITS(1,10)   '10 encoder bits for encoder 1
    SSI_SET_BITS(2,25)   '25 encoder bits for encoder 2

EVENT:
    Par_1 = SSI_READ(1)  'Read out position value (encoder 1)
    Par_2 = SSI_READ(2)  'Read out position value (encoder 2)
```

SSI_READ returns the last saved counter value of a specified SSI counter.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = SSI_READ(dcdr_no)
```

Parameters

dcdr_no	Number (1...4) of the SSI decoder whose counter value is to be read.	LONG
ret_val	Last counter value of the SSI counter (= absolute value position of the encoder).	LONG

Notes

An encoder value is saved when the bits indicated by **SSI_SET_BITS** are read.

See also

SSI_Mode, SSI_Set_Bits, SSI_Set_Clock, SSI_Start, SSI_Status

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
Rem Decoder 1 runs with 500 kHz
DIM m, n, y AS LONG

INIT:
    SSI_SET_CLOCK(1,50) 'clock rate for decoder 1
    SSI_MODE(1)         'Set continuous-mode (encoder 1)
    SSI_SET_BITS(1,23)  '23 encoder bits for encoder 1

EVENT:
    Par_1 = SSI_READ(1) 'Read out position value (encoder 1)

    REM Change value from Gray-code into a binary value:
    m = 0 'delete value of the last conversion
    y = 0 ' "-"
    FOR n = 1 TO 32 'Check all 32 possible bits
        m = (SHIFT_RIGHT(Par_1,(32 - n)) AND 1) XOR m
        y = (SHIFT_LEFT(m,(32 - n))) OR y
    NEXT n
    Par_9 = y 'The result of the Gray/binary
              'conversion in PAR_9
```

SSI_Read

T11	TiCo
-----	------

SSI_Set_Bits

T11

TiCo

SSI_SET_BITS sets for an SSI counter the amount of bits which generate a complete encoder value.

The number of bits should be equal to the resolution of the encoder.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc  
  
SSI_SET_BITS(dcd_r_no,bit_no)
```

Parameters

dcd_r_no	Number (1...4) of the SSI decoder whose resolution is to be set.	LONG
bit_no	Amount of bits (1...32) of the bits which are to be read for the encoder (corresponds to the encoder resolution).	LONG

Notes

The resolution (amount of bits) of the SSI encoder should be similar to the amount of bits which are transferred.

See also

SSI_Mode, SSI_Read, SSI_Set_Clock, SSI_Start, SSI_Status

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic  
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc  
Rem Decoder 1 runs with 2.5 MHz, Decoder 2 with 1.0 MHz  
INIT:  
    SSI_SET_CLOCK(1,50)    'clock rate for decoder 1  
    SSI_SET_CLOCK(2,50)    'clock rate for decoder 2  
    SSI_MODE(11b)          'Set continuous-mode (encoders 1+2)  
    SSI_SET_BITS(1,10)     '10 encoder bits for encoder 1  
    SSI_SET_BITS(2,25)     '25 encoder bits for encoder 2  
  
EVENT:  
    Par_1 = SSI_READ(1)    'Read out position value (encoder 1)  
    Par_2 = SSI_READ(2)    'Read out position value (encoder 2)
```


SSI_SET_CLOCK sets the clock rate (approx. 40kHz to 1 MHz), with which the encoder is clocked.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

SSI_SET_CLOCK(dcd_r_no,prescale)
```

Parameters

dcd_r_no	Number (1...4) of the SSI decoder whose clock rate is to be set.	LONG
prescale	scale factor (10...255) for setting the clock rate according to the equation: Clock rate = 25MHz / prescale.	LONG

Notes

Scale factors < 10 are automatically corrected to the value 10; from values > 255 only the least significant 8 bits are used as scale factor.

The possible clock frequency depends on the length of the cable, cable type, and the send and receive components of the encoder or decoder. Basically the following rule applies: The higher the clock frequency the shorter the cable length.

See also

SSI_Mode, SSI_Read, SSI_Set_Bits, SSI_Start, SSI_Status

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
Rem Decoder 1 runs with 2.5 MHz, Decoder 2 with 1.0 MHz
INIT:
    SSI_SET_CLOCK(1,10) 'clock rate for decoder 1
    SSI_SET_CLOCK(2,20) 'clock rate for decoder 2
    SSI_MODE(11b)       'Set continuous-mode for encoder 1+2
    SSI_SET_BITS(1,10)  '10 encoder bits for encoder 1
    SSI_SET_BITS(2,25)  '25 encoder bits for encoder 2

EVENT:
    Par_1 = SSI_READ(1) 'Read out position value (encoder 1)
    Par_2 = SSI_READ(2) 'Read out position value (encoder 2)
```

SSI_Set_Clock

T11 TiCo

SSI_Start

T11

TiCo

SSI_START starts the reading of one or both SSI encoders (only in mode "single shot").

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

SSI_START(pattern)
```

Parameters

pattern Bit pattern for selecting the SSI decoders which are to be started: LONG

Bit = 0: No function.
Bit = 1: Start reading of the SSI decoder.

Bit no.	31:2	3	2	1	0
SSI decoder	–	4	3	2	1

Notes

In the continuous mode this instruction has no function, because the encoder values are nevertheless read out continuously.

An encoder value will be saved only when the amount of bits is read which is set by **SSI_SET_BITS**.

A complete encoder value is always transferred, even if the operation mode is changing meanwhile.

See also

SSI_Mode, SSI_Read, SSI_Set_Bits, SSI_Set_Clock, SSI_Status

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
Rem Both decoders run with 100 kHz
INIT:
  SSI_SET_CLOCK(1,250) 'clock rate for decoder 1
  SSI_SET_CLOCK(2,250) 'clock rate for decoder 2
  SSI_MODE(0)          'Set single shot-mode (all counters)
  SSI_SET_BITS(1,23)    '23 encoder bits for encoder 1
  SSI_SET_BITS(2,23)    '23 encoder bits for encoder 2

EVENT:
  SSI_START(11b)        'Read position value of encoders 1 & 2
  DO                    'for encoder 1:
  UNTIL (SSI_STATUS(1) = 0) 'If position value is read
                           'completely, then ...
  Par_1 = SSI_READ(1)    'read out and display position value
  DO                    'For encoder 2:
  UNTIL (SSI_STATUS(2) = 0) 'If position value is read
                           'completely, then ...
  Par_2 = SSI_READ(2)    'read out and display position value
```

SSI_STATUS returns the current read-status on the specified module for a specified decoder.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = SSI_STATUS(dcd_r_no)
```

Parameters

dcd_r_no	Number (1...4) of the SSI decoder whose status is to be queried.	LONG
ret_val	Read-status of the decoder: 0: Decoder is ready, that is a complete value has been read. 1: Decoder is reading an encoder value.	LONG

Notes

Use the status query only in the SSI mode "single shot". In the mode "continuous" querying the status is not useful.

See also

SSI_Mode, SSI_Read, SSI_Set_Bits, SSI_Set_Clock, SSI_Start

Valid for

Gold II-CNT

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
Rem Both decoders run with 100 kHz
INIT:
    SSI_SET_CLOCK(1,250) 'clock rate for decoder 1
    SSI_SET_CLOCK(2,250) 'clock rate for decoder 2
    SSI_MODE(0)          'Set single shot-mode (all counters)
    SSI_SET_BITS(1,23)   '23 encoder bits for encoder 1
    SSI_SET_BITS(2,23)   '23 encoder bits for encoder 2

EVENT:
    SSI_START(11b)       'Read position value of encoders 1 & 2
    DO
        'For encoder 1:
    UNTIL (SSI_STATUS(1) = 0) 'If position value is completely
        'read, then ...
    Par_1 = SSI_READ(1)    'Read out and display position value
    DO
        'For encoder 2:
    UNTIL (SSI_STATUS(2) = 0) 'If position value is completely
        'read, then ...
    Par_3 = SSI_READ(2)    'Read out and display position value
```

SSI_Status

T11 TiCo

15.6 PWM Outputs

This section describes instructions to access PWM outputs of *ADwin-Gold II*:

- PWM_Enable (page 127)
- PWM_Get_Status (page 128)
- PWM_Init (page 129)
- PWM_Latch (page 131)
- PWM_Reset (page 132)
- PWM_Standby_Value (page 133)
- PWM_Write_Latch (page 134)

PWM_ENABLE enables or disables one or more PWM outputs.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
PWM_ENABLE(pattern)
```

Parameters

pattern Bit pattern for selection of PWM outputs.
Bit = 0: Disable PWM output.
Bit = 1: Enable PWM output.

LONG

Bit no.	31...6	5	4	3	2	1	0
PWM output	–	6	5	4	3	2	1

Notes

The time, when the PWM outputs are disabled—at once or after the next end of period—depends on the setting which was done with **PWM_INIT** (parameter mode).

See also

PWM_Get_Status, PWM_Init, PWM_Latch, PWM_Reset, PWM_Standby_Value, PWM_Write_Latch

Valid for

Gold II-CNT

Example

see PWM_Init (page 129)

PWM_Enable

T11

TiCo

PWM_Get_Status

T11 TiCo

PWM_GET_STATUS returns the operation status of all PWM outputs.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = PWM_GET_STATUS()
```

Parameters

ret_val Bit pattern with status bits of all PWM outputs.
Bit = 0: PWM output has finished.
Bit = 1: PWM output is running.

LONG

Bit no.	31...6	5	4	3	2	1	0
PWM output	–	6	5	4	3	2	1

Notes

- / -

See also

PWM_Enable, PWM_Init, PWM_Latch, PWM_Reset, PWM_Standby_Value,
PWM_Write_Latch

Valid for

Gold II-CNT

Example

- / -

PWM_INIT sets the defaults for one PWM output.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
PWM_INIT(pwm_output, startdelay, startvalue, mode, count)
```

Parameters

pwm_output	Number (1...6) of PWM output.	LONG
startdelay	Start delay in units of 10ns.	LONG
startvalue	Start level of PWM output: 0: TTL-level low. 1: TTL-level high.	LONG
mode	Operating mode of PWM outputs as bit pattern (bits 0...2 only). Bit 0: Moment to take over a new PW frequency: Bit = 0: Take over at end of period. Bit = 1: Take over immediately. Bit 1: Number of pulses: Bit = 0: infinite number of pulses. Bit = 1: number of pulses is <code>count</code> . Bit 2: Moment to stop after stop instruction: Bit = 0: Stop at end of period. Bit = 1: Stop immediately.	LONG
count	Number of periods (1...32768), which are processed during an output cycle.	LONG

Notes

- / -

See also

PWM_Enable, PWM_Get_Status, PWM_Latch, PWM_Reset, PWM_Standby_Value, PWM_Write_Latch

Valid for

Gold II-CNT

PWM_Init

T11 TiCo

Example

```

Rem Please select the appropriate include for ADbasic / TiCoBasic
#INCLUDE ADwinGoldII.inc 'for ADbasic
Rem #Include GoldIITiCo.inc      'for TiCoBasic
#DEFINE freq1 FPAR_1
#DEFINE freq2 FPAR_2
#DEFINE pw1 FPAR_3
#DEFINE pw2 FPAR_4
DIM channel AS LONG

INIT:
    freq1 = 1000           '1000 Hz
    freq2 = 2000           '2000 Hz
    pw1 = 50               '50 %
    pw2 = 70               '70 %
    PWM_RESET(011b)       'stop channels 1 und 2

    FOR channel = 1 TO 2
        PWM_INIT(channel,0,0,0,0)
    NEXT

    PWM_WRITE_LATCH(1,pw1,freq1)
    PWM_WRITE_LATCH(2,pw2,freq2)
    PWM_LATCH(11b)
    PWM_ENABLE(011b)     'start output

EVENT:
    PWM_WRITE_LATCH(1,pw1,freq1)
    PWM_WRITE_LATCH(2,pw2,freq2)

    PWM_LATCH(11b)

```


PWM_LATCH enables frequency and duty cycle of one or more PWM outputs to be output.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

PWM_LATCH(pattern)
```

Parameters

pattern Bit pattern to select PWM outputs:
Bit = 0: No influence.
Bit = 1: latch = enable for output.

LONG

Bit no.	31...6	5	4	3	2	1	0
PWM output	–	6	5	4	3	2	1

Notes

PWM_WRITE_LATCH writes frequency and duty cycle into the latch register. Only when **PWM_LATCH** is processed the latch values are started to be output.

The time, when the output of the new values starts—at once or after the next end of period—depends on the setting which was done with **PWM_INIT** (parameter mode).

See also

PWM_Enable, PWM_Get_Status, PWM_Init, PWM_Reset, PWM_Standby_Value, PWM_Write_Latch

Valid for

Gold II-CNT

Example

see PWM_Init (page 129)

PWM_Latch

T11 TiCo

PWM_Reset

T11

TiCo

PWM_RESET stops the output of one or more PWM outputs immediately.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
PWM_RESET(pattern)
```

Parameters

pattern Bit pattern to select the PWM outputs:
Bit = 0: No influence
Bit = 1: Stop output immediately.

LONG

Bit no.	31...6	5	4	3	2	1	0
PWM output	–	6	5	4	3	2	1

Notes

The output will be stopped immediately even when **PWM_INIT** has set a different stop mode.

See also

PWM_Enable, PWM_Get_Status, PWM_Init, PWM_Latch, PWM_Standby_Value, PWM_Write_Latch

Valid for

Gold II-CNT

Example

see PWM_Init (page 129)

PWM_STANDBY_VALUE sets the default TTL levels for all PWM outputs.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc  
  
PWM_STANDBY_VALUE(pattern)
```

Parameters

pattern Bit pattern to select the default TTL level of the PWM outputs: LONG
Bit = 0: TTL-level low
Bit = 1: TTL-level high

Bit no.	31...6	5	4	3	2	1	0
PWM output	–	6	5	4	3	2	1

Notes

Using **PWM_STANDBY_VALUE**, PWM outputs may be used as simple TTL outputs.
If a PWM output is disabled with **PWM_ENABLE**, the output is set to default level from **pattern**. The default level will also be set after the PWM output has stopped.
After power-up the outputs are set to TTL-level low.

See also

PWM_Enable, PWM_Get_Status, PWM_Init, PWM_Latch, PWM_Reset, PWM_Write_Latch

Valid for

Gold II-CNT

Example

- / -

PWM_Standby_Value

T11

TiCo

PWM_Write_Latch

T11

TiCo

PWM_WRITE_LATCH writes frequency and duty cycle into the latch register.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
PWM_WRITE_LATCH(pwm_output, dutycycle, frequency)
```

Parameters

<code>pwm_output</code>	Number (1...6) of PWM output.	LONG
<code>dutycycle</code>	Duty cycle / inverse duty cycle in percent between 0.0 and 100.0 (do not use 0.0 or 100.0).	FLOAT
<code>frequency</code>	Frequency in Hertz: 0.05Hz ...50000kHz.	FLOAT

Notes

PWM_WRITE_LATCH writes frequency and duty cycle into the latch register only. The values are enabled for PWM output with **PWM_LATCH** only.

The value of `dutycycle` depends on the setting of the parameter `startvalue` from the instruction **PWM_INIT**:

- `startvalue` = 1: Set `dutycycle` to the value of the duty cycle.
- `startvalue` = 0: Set `dutycycle` to the "inverse duty cycle":
`dutycycle` = 100% - duty cycle

The highest output frequency where the duty cycle can be still defined in 1%-steps, is 500kHz.

See also

PWM_Enable, PWM_Get_Status, PWM_Init, PWM_Latch, PWM_Reset, PWM_Standby_Value

Valid for

Gold II-CNT

Example

see PWM_Init (page 129)

15.7 CAN interface

This section describes instructions to access CAN interfaces of *ADwin-Gold II*:

- CAN_Msg (page 136)
- En_CAN_Interrupt (page 137)
- En_Receive (page 138)
- En_Transmit (page 139)
- Get_CAN_Reg (page 140)
- Init_CAN (page 141)
- Read_Msg (page 142)
- Read_Msg_Con (page 143)
- Set_CAN_Baudrate (page 145)
- Set_CAN_Reg (page 146)
- Transmit (page 147)

CAN_Msg

T11 TiCo

`CAN_Msg[]` is a one-dimensional array, consisting of 9 elements, where the message objects are stored.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
CAN_Msg[n] = value
```

or

```
value = CAN_Msg[n]
```

Parameters

`n` Element number in the field `CAN_Msg` (1...9).

LONG

`value` Value (8 bit), which is to be written into or read from the message object.

LONG

Notes

The elements of the array `CAN_Msg[]` have the following functions:

Element no. in <code>CAN_Msg</code>	1...8	9
Contents	Message object(s) = databyte(s)	Number (0...8) of allocated databytes

Enter the values to be transferred into the field `CAN_Msg[]`, *before* transferring them with **TRANSMIT**.

See also

En_CAN_Interrupt, En_Receive, En_Transmit, Get_CAN_Reg, Init_CAN, Read_Msg, Set_CAN_Baudrate, Set_CAN_Reg, Transmit

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
REM Send a 32 Bit FLOAT-value (here: Pi) as sequence of
REM 4 bytes in a message object
REM (Receiving of a float value see example at Read_Msg)
#define pi 3.14159265
DIM i AS LONG
```

```
INIT:
    INIT_CAN(1)           'Initialize CAN controller 1
```

```
REM Enable message object 6
REM for sending with the identifier 40 (11 bit)
EN_TRANSMIT(1,6,40,0)
```

```
REM Create bit pattern of Pi with data type Long
Par_1 = CAST_FLOATTOLONG(pi)
```

```
REM divide bit pattern (32 Bit) into 4 bytes
CAN_Msg[4] = Par_1 AND 0FFh 'assign LSB
FOR i = 1 TO 3
    CAN_Msg[4-i] = SHIFT_RIGHT(Par_1,8*i) AND 0FFh
NEXT i
CAN_Msg[9] = 4             'message length in bytes
```

```
EVENT:
    TRANSMIT(1,6)          'Send message object 6
```

Receive a float value see example at Read_Msg

EN_CAN_INTERRUPT configures a specified message object of a CAN interface to generate an external event when a message arrives.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

EN_CAN_INTERRUPT(can_no, msg_no)
```

Parameters

can_no	Number (1, 2) of CAN interface.	LONG
msg_no	Number (1...15) of message object.	LONG

Notes

- / -

See also

CAN_Msg, En_Receive, En_Transmit

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
INIT:
    INIT_CAN(1)          'Initialize CAN controller 1
    EN_RECEIVE(1,1,200,0) 'Initialize message object 1 of controller 1
                          'to receive CAN messages with identifier 200
    EN_CAN_INTERRUPT(1,1) 'Enable triggering of interrupts
                          '(ext. EVENT) when receiving the
                          'message object 1
```

En_CAN_Interrupt

T11	TiCo
-----	------

En_Receive

T11 TiCo

EN_RECEIVE enables a specified message object to receive messages.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
EN_RECEIVE(can_no, msg_no, id, id_extend)
```

Parameters

can_no	Number (1, 2) of CAN interface.	LONG
msg_no	Number (1...15) of the message object.	LONG
id	Identifier (0...2 ¹¹ or 0...2 ²⁹) of the messages, which can be received in this message object.	LONG
id_extend	Length of the identifier: 0: 11 bits. 1: 29 bits.	LONG

Notes

A message object can only receive messages from the CAN bus when you have previously enabled it to receive with **EN_RECEIVE**.

The message object only receives messages with the identifier you have specified.

See also

CAN_Msg, En_Transmit, Get_CAN_Reg

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
```

INIT:

```
INIT_CAN(1)           'Initialization CAN controller 1
EN_RECEIVE(1,1,200,0) 'Initialize message object 1 to
                        'receive CAN messages with
                        'identifier 200
```


EN_TRANSMIT enables a specified message object to send messages.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

EN_TRANSMIT(can_no, msg_no, id, id_extend)
```

Parameters

<code>can_no</code>	Number (1, 2) of CAN interface.	LONG
<code>msg_no</code>	Number (1...14) of the message object.	LONG
<code>id</code>	Identifier which is sent with the messages of this message object.	LONG
<code>id_extend</code>	Length of the identifier: 0: 11 bits. 1: 29 bits.	LONG

Notes

A message object can only send messages to the CAN bus when you have it previously enabled to send with **EN_TRANSMIT**.

See also

CAN_Msg, En_Receive, Get_CAN_Reg

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc

INIT:
    INIT_CAN(1)          'Initialize CAN-Controller 1
    Rem Initialize message objects of interface 1:
    Rem Object 2 for receive with identifier 200,
    Rem Object 6 for sending with identifier 40
    EN_RECEIVE(1,1,200,0)
    EN_TRANSMIT(1,6,40,0)
```

En_Transmit

T11 TiCo

Get_CAN_Reg

T11

TiCo

GET_CAN_REG reads the value of a specified register in the CAN controller of a CAN interface.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc  
  
ret_val = GET_CAN_REG(can_no, regno)
```

Parameters

can_no	Number (1, 2) of CAN interface.	LONG
regno	Register number in the CAN controller (0...255).	LONG
ret_val	Contents of the register (transferred in lower 8 bits).	LONG

Notes

You will find the register list of the CAN controller in the Intel® AN82527 datasheet.

See also

Set_CAN_Baudrate, Set_CAN_Reg

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic  
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc  
INIT:  
    INIT_CAN(1)           'Initialize CAN controller 1  
    Par_1 = GET_CAN_REG(1,0)'Read out control register
```

INIT_CAN initializes the CAN controller.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

INIT_CAN(can_no)
```

Parameters

can_no Number (1, 2) of CAN interface.

LONG

Notes

The instruction carries out the following steps:

- Reset (hardware reset of the CAN controller)
- All filters are set to "must match".
- Clockout register is set to 0 (= the external frequency is not divided).
- The register "Bus Configuration" is set to 0.
- The transfer rate for the CAN bus is set to 1 MBit/s.
- All message objects are disabled.

You have to execute this instruction before you access the CAN controller with other instructions. We recommend you place this instruction in the process section **LOWINIT** : or **INIT** :

See also

CAN_Msg, En_Receive, En_Transmit, Get_CAN_Reg

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
```

```
INIT:
    INIT_CAN(1)      'Initialize CAN controller 1 on CAN module 1
```

Init_CAN

T11

TiCo

Read_Msg

T11

TiCo

READ_MSG checks if new messages have been received in a specified message object. If so, the message is saved in **CAN_Msg** and the identifier of the message is returned.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = READ_MSG(can_no,msg_no)
```

Parameters

can_no	Number (1, 2) of CAN interface.	LONG
msg_no	Number (1...15) of the message object.	LONG
ret_val	-1: No new message. >0: New message; value = identifier of the message.	LONG

Notes

To receive a message you have to follow the correct order:

- Once: Enable the message object with **EN_RECEIVE** for receiving.
- As often as needed: Check for a received message and save to **CAN_Msg** with **READ_MSG**.

You can read a received message only once.

See also

CAN_Msg, En_Receive, En_Transmit, Get_CAN_Reg, Read_Msg_Con

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
REM If a new message with the correct identifier is received
REM the data is read out. The first 4 bytes of the message are
REM combined to a float value of length 32 bit. (Sending a
REM float value see example of Transmit).
DIM n AS LONG

INIT:
Par_1 = 0
  INIT_CAN(1)           'Initialize CAN controller 1
  EN_RECEIVE(1,1,40,0) 'Initialize the message object 1
                        'to receive CAN messages with
                        'identifier 40

EVENT:
REM If the message is changed, read out the received data
REM from object 1 and transfer the identifier to parameter 9.
REM The data bytes are in the array CAN_Msg[].
Par_9 = READ_MSG(1,1)

IF (Par_9 = 40) THEN
  REM New message for message object with the identifier 40
  REM has arrived
  Par_1 = CAN_Msg[1] 'Read out high-byte
  FOR n = 2 TO 4     'Combine with remaining 3 bytes to
    Par_1 = SHIFT_LEFT(Par_1,8) + CAN_Msg[n]'a 32-bit value
  NEXT n
  REM Convert the bit pattern in PAR_1 to data type FLOAT and
  REM assign to the variable FPAR_1.
  FPar_1 = CAST_LONGTOFLOAT(Par_1)
ENDIF
```

Sending a float value see example at Transmit.

READ_MSG_CON checks if a complete new message has been received in a specified message object.

If so, the message is saved in **CAN_Msg** and the identifier of the message is returned.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = READ_MSG_CON(can_no,msg_no)
```

Parameters

can_no	Number (1, 2) of CAN interface.	LONG
msg_no	Number (1...15) of message object.	LONG
ret_val	-1: no new message arrived. >0: new message; ret_val = message identifier.	LONG

Notes

In contrary to **READ_MSG**, **READ_MSG_CON** makes sure the message is consistent: If a new message arrives while reading an old message, there is no mixture of old and new message.

To receive a message, follow these steps:

- Enable the message object for receive with **EN_RECEIVE**.
- Check for a new message, and if, store the message in **CAN_Msg** with **READ_MSG**.

You can read a received message only once.

See also

CAN_Msg, En_CAN_Interrupt, En_Receive, En_Transmit, Read_Msg

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
REM If a new message with the correct identifier is received
REM the data is read out. The first 4 bytes of the message are
REM combined to a float value of length 32 bit. (Sending a
REM float value see example of Transmit).
DIM n AS LONG

INIT:
Par_1 = 0
  INIT_CAN(1)           'Initialize CAN controller 1
  EN_RECEIVE(1,1,40,0) 'Initialize the message object 1
                        'to receive CAN messages with identifier 40

EVENT:
REM If the message is changed, read out the received data
REM from object 1 and transfer the identifier to parameter 9.
REM The data bytes are in the array CAN_Msg[].
Par_9 = READ_MSG_CON(1,1)

IF (Par_9 = 40) THEN
  REM New message for message object with the identifier 40
  REM has arrived
  Par_1 = CAN_Msg[1] 'Read out high-byte
  FOR n = 2 TO 4     'Combine with remaining 3 bytes to
    Par_1 = SHIFT_LEFT(Par_1,8) + CAN_Msg[n]'a 32-bit value
  NEXT n
  REM Convert the bit pattern in PAR_1 to data type FLOAT and
  REM assign to the variable FPAR_1.
  FPar_1 = CAST_LONGTOFLOAT(Par_1)
ENDIF
```

Read_Msg_Con

T11 TiCo

Sending a float value see example at Transmit.

SET_CAN_BAUDRATE sets the Baud rate of the CAN controller.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = SET_CAN_BAUDRATE(can_no,rate)
```

Parameters

can_no	Number (1, 2) of CAN interface.	LONG
rate	Baud rate in bits/second.	FLOAT
ret_val	0: Baud rate is set. 1: Baud rate invalid.	LONG

Notes

The available baud rates (bus frequencies) are given in the table "Baud rates for CAN bus" (Annex, page A-7). Please use the table's notation exactly, i.e. non-integer baud rates with 4 decimal places; values with different notation will be rejected as not allowed.

The instruction executes the following actions:

- Checks if the transferred Baud rate is allowed. If not then set the return value to 1 and stop processing.
- Set the registers of the CAN controller for the Baud rate.
- Set sampling mode to 0: One sample per bit.
- Select the settings in such a way that the sample point is always between 60% and 72% of the total bit length.
- Set the jump width for synchronization to 1.

In special cases it may be of interest to set a baud rate in a different way than the instruction works. The hardware manual gives an explanation how to do this.

The instruction should be called in the program sections **LOWINIT**: or **INIT**:, after **INIT_CAN**, because otherwise the set Baud rate will be overwritten by the default setting (1MBit/s).

See also

Get_CAN_Reg, Set_CAN_Reg

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc

INIT:
    INIT_CAN(1)          'Initialize CAN controller 1
    PAR_1 = SET_CAN_BAUDRATE(1,125000)'Set Baud rate to 125 kBit/s
```

Set_CAN_Baudrate

T11 TiCo



Set_CAN_Reg

T11 TiCo

SET_CAN_REG writes a value into a specified register of the CAN controller.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc  
  
SET_CAN_REG(can_no, regno, value)
```

Parameters

can_no	Number (1, 2) of CAN interface.	LONG
regno	Register number in the CAN controller (0...255).	LONG
value	Value (8 bits), which is written into the register.	LONG

Notes

The register list of the CAN controller can be found in the Intel® AN82527 datasheet.

See also

Set_CAN_Baudrate, Get_CAN_Reg

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic  
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc  
  
INIT:  
    INIT_CAN(1)           'Initialize CAN controller 1  
    SET_CAN_REG(1,0,1)    'Set control register to the value 1
```


TRANSMIT sends the message in **CAN_Msg** via the specified message object.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

TRANSMIT (can_no,msg_no)
```

Parameters

can_no	Number (1, 2) of CAN interface.	LONG
msg_no	Number (1...14) of the message object.	LONG

Notes

To send a message you have to follow the correct order:

- Once: Enable the message object with **EN_TRANSMIT** for sending.
- As often as needed: Enter the message into the array **CAN_Msg**: Data bytes and number of data bytes.
- Send the message with **TRANSMIT**.

CAN interface will send the message as soon as the message object has received access rights to the CAN bus.

See also

Init_CAN, Read_Msg, En_Transmit

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
REM Send a 32 Bit FLOAT-value (here: Pi) as sequence of
REM 4 bytes in a message object
REM (Receiving of a float value see example at Read_Msg)
#define pi 3.14159265
DIM i AS LONG

INIT:
    INIT_CAN(2)          'Initialize CAN controller

    REM Enable message object 6
    REM for sending with the identifier 40 (11 bit)
    EN_TRANSMIT(2,6,40,0)

    REM Create bit pattern of Pi with data type Long
    Par_1 = CAST_FLOATTOLONG(pi)

    REM divide bit pattern (32 Bit) into 4 bytes
    CAN_Msg[4] = Par_1 AND 0FFh 'assign LSB
    FOR i = 1 TO 3
        CAN_Msg[4-i] = SHIFT_RIGHT(Par_1,8*i) AND 0FFh
    NEXT i
    CAN_Msg[9] = 4          'message length in bytes

EVENT:
    TRANSMIT(2,6)          'Send message object 6

Receiving a float value see example at Read_Msg.
```

Transmit

T11 TiCo

15.8 RSxxx interface

This section describes instructions to access RSxxx interfaces of *ADwin-Gold II*:

- Check_Shift_Reg (page 149)
- Get_RS (page 150)
- Read_FIFO (page 151)
- RS485_Send (page 152)
- RS_Init (page 153)
- RS_Reset (page 155)
- Set_RS (page 156)
- Write_FIFO (page 157)

CHECK_SHIFT_REG returns, if all data has been sent, which was written into the send-FIFO of the RSxxx interface.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = CHECK_SHIFT_REG(interface)
```

Parameters

interface	Number (1, 2) of the RSxxx interface that is to be read out.	LONG
ret_val	Sending status: 0: Data has been sent (= no more data in the send-FIFO). 1: Not yet all data sent (= the send-FIFO still contains data).	LONG

Notes

With the return value 0 both the send FIFO and the output shift register are empty. With the return value 1 there is at least one bit to be sent.

We recommend to use this instruction only after you have more experience about how the controller operates (data-sheet of the manufacturer Texas Instruments). For more common applications more comfortable instructions are available in the include file.

See also

Get_RS, RS_Init, RS_Reset, Write_FIFO

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc

EVENT:
...
Par_1 = CHECK_SHIFT_REG(1) 'Check if RSxxx interface 1 still
                           'has data to send
...
```

Check_Shift_Reg

T11	TiCo
-----	------

Get_RS

T11

TiCo

GET_RS reads out a specified controller register.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc  
  
ret_val = GET_RS(reg_addr)
```

Parameters

reg_addr	Address of the controller register to read.
ret_val	Contents of the controller register.

LONG

LONG

Notes

We recommend to use this instruction only after you have more experience about how the controller operates (data-sheet of the manufacturer Texas Instruments). For more common applications more comfortable instructions are available in the include file.

See also

Check_Shift_Reg, RS_Init, RS_Reset, Set_RS

Valid for

Gold II-CAN

Example

- / -

READ_FIFO reads a value from the input FIFO of a specified RSxxx interface.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = READ_FIFO(interface)
```

Parameters

interface	Number (1, 2) of the RSxxx interface that is to be read out.	LONG
ret_val	Contents of the input FIFO: -1: FIFO is empty. ≥0: Transferred value.	LONG

Notes

-/-

See also

RS_Init, RS_Reset, RS485_Send, Write_FIFO

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc

INIT:
    RS_RESET()
    RS_INIT(1,9600,0,8,0,1) 'Initialization of RSxxx interface 1
                             'with 9600 Baud, without parity,
                             '8 data bits, 1 stop bit and
                             'hardware handshake.

EVENT:
    Par_1 = READ_FIFO(1) 'Get a value from the FIFO. If
                          'the FIFO is empty, -1 is returned.
```

Read_FIFO

T11 TiCo

RS485_Send

T11

TiCo

RS485_SEND determines the transfer direction for a specified RSxxx interface.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
RS485_SEND(interface,dir)
```

Parameters

interface RSxxx interface to be set (1, 2).

LONG

dir Tranfer direction of the RSxxx interface:

LONG

- 0: Set RSxxx interface to receive.
- 1: Set RSxxx interface to send.
- 2: Set RSxxx interface to send and to receive its sent data.
- 3: Mute RSxxx interface, i.e. the interface works as receiver but doesn't put data into the input FIFO.

Notes

Setting the transfer direction means:

- Receiver: The RSxxx interface can only read data, even if data are in the output FIFO of the controller for this RSxxx interface.
- Sender: The RSxxx interface transfers data to the bus which are read by other devices.
- Sender/receiver: The RSxxx interface can transfer data to the bus and back at the same time. Thus, the sent data can be checked.

See also

Check_Shift_Reg, Get_RS, RS_Init, RS_Reset, Set_RS

Valid for

Gold II-CAN

Example

- / -

RS_INIT initializes one RSxxx interface.

The following parameters are set:

- Transfer rate in Baud
- Use of test bits
- Data length
- Amount of stop bits
- Transfer protocol (handshake)

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
RS_INIT(interface,baud,parity,bits,stop,handshake)
```

Parameters

interface	Number of RSxxx interface (1, 2), which is to be initialized.	LONG
baud	Transfer rate in Baud: RS232: 35 ... 115,200 RS485: 35 ... 2,304,000	LONG
parity	Use of test bits: 0: without parity bit. 1: even parity. 2: odd parity.	LONG
bits	Amount of data bits (5, 6, 7 or 8).	LONG
stop	Amount of stop bits. 0: 1 stop bit. 1: 1½ stop bits at 5 data bits; 2 stop bits at 6, 7 or 8 data bits.	LONG
handshake	Transfer protocol: 0: RS232, No handshake. 1: RS232, Hardware handshake (RTS/CTS). 2: RS232, Software handshake (Xon/Xoff). 3: RS485 (default).	LONG

Notes

RS_INIT is necessary before working first with the selected RSxxx interface, in order to set the interface parameters. They must be identical to the remote station, in order to verify a correct transfer.

The initialization is necessary after you have executed a hardware reset with **RS_RESET**.

If transfer protocol RS485 is set, the transfer direction must be set, too (with **RS485_SEND**).

You find a list of standard baud rates on page 34 (fig. 23).

See also

Check_Shift_Reg, Get_RS, RS485_Send, RS_Reset, Set_RS

Valid for

Gold II-CAN

RS_Init

T11 TiCo



Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc

INIT:
  RS_RESET()          'Reset RSxxx controller
  RS_INIT(1,9600,0,8,0,1)'Initialization of RSxxx interface 1
                        'with 9600 Baud, without parity,
                        '8 data bits, 1 stop bit and
                        'hardware handshake.
```


RS_RESET executes a hardware reset and deletes the settings for all RSxxx interfaces.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

RS_RESET( )
```

Parameters

- / -

Notes

RS_RESET sends a reset impulse to the input of the controller TL16C754. In the data-sheet of the controller 16C754 from Texas Instruments it is described, to which values the registers have been set after the hardware reset.

After a hardware reset an initialization with **RS_INIT** must follow, in order to initialize the controller and to set the interface parameters.

See also

Check_Shift_Reg, Get_RS, RS_Init, Set_RS

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc

INIT:
    RS_RESET()          'Reset RSxxx controller
    RS_INIT(1,9600,0,8,0,1)'Initialization of RSxxx interface 1
                           'with 9600 Baud, without parity,
                           '8 data bits, 1 stop bit and
                           'hardware handshake.
```

RS_Reset

T11 TiCo

Set_RS

T11

TiCo

SET_RS writes a value into a specified register of the controller.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
```

```
SET_RS(reg_addr,value)
```

Parameters

reg_addr Number of the register, into which data are written.

LONG

value Value to be written into the register.

LONG

Notes

We recommend to use this instruction only after you have more experience about how the controller operates (data-sheet of the manufacturer: TL16C754 from Texas Instruments). For more common applications more comfortable instructions are available in the include file.

See also

Get_RS, RS_Init, RS_Reset

Valid for

Gold II-CAN

Example

- / -

WRITE_FIFO writes a value into the send-FIFO of a specified RSxxx interface.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc

ret_val = WRITE_FIFO(interface,value)
```

Parameters

interface	RSxxx interface number (1, 2) to whose send-FIFO data are transferred.	LONG
value	Value to be written into the send-FIFO.	LONG
ret_val	Status message: 0: Data are transferred successfully. 1: Data were not transferred, send-FIFO is full.	LONG

Notes

The instruction checks first if there is at least one free memory cell in the send-FIFO. If so, the transferred value is written into the FIFO (return value 0); otherwise a 1 is returned, indicating that the FIFO is full and writing is not possible.

See also

Check_Shift_Reg, Read_FIFO, RS_Init, RS_Reset, RS485_Send

Valid for

Gold II-CAN

Example

```
Rem Please select the appropriate include for ADbasic / TiCoBasic
#include ADwinGoldII.inc / GoldIITiCo.inc
DIM val AS LONG

INIT:
  RS_RESET()
  RS_INIT(1,9600,0,8,0,1)'Initialization of RSxxx interface 1
                          'with 9600 Baud, no parity,
                          '8 data bits, 1 stop bit and
                          'hardware handshake.

EVENT:
  Par_1 = WRITE_FIFO(1,val)'If the FIFO is not full, [val]
                          'is written into the FIFO. Otherwise
                          'a 1 in PAR_1 indicates that writing
                          'into the FIFO ist not possible
                          '(FIFO full).
```

Write_FIFO

T11 TiCo

15.9 Profibus interface

This section describes instructions to access a Profibus interface of *ADwin-Gold I*:

- Init_Profibus (page 159)
- Run_Profibus (page 161)

INIT_PROFIBUS initializes the Profibus Slave.

Syntax

```
#INCLUDE ADwinGoldII.Inc

ret_val = INIT_PROFIBUS(dev_adr, in_mod_cnt,
    in_mod_type, out_mod_cnt, out_mod_type,
    work_arr[], info[])
```

Parameters

<code>dev_adr</code>	Slave node address / station address (1...125) on the Profibus.	LONG
<code>in_mod_cnt</code>	Number (0...76) of input areas in the Profibus Slave. The max. number depends on <code>in_mod_type</code> .	LONG
<code>in_mod_type</code>	Key number (1...3, 16) for the length of input areas: 1: 1 Byte; max. value for <code>in_mod_cnt</code> : 76. 2: 2 Byte; max. value for <code>in_mod_cnt</code> : 38. 3: 4 Byte; max. value for <code>in_mod_cnt</code> : 19. 16:8 Byte; max. value for <code>in_mod_cnt</code> : 9.	LONG
<code>out_mod_cnt</code>	Number (0...76) of output areas in the Profibus Slave. The max. number depends on <code>out_mod_type</code> .	LONG
<code>out_mod_type</code>	Key number (1...3, 16) for the length of output areas: 1: 1 Byte; max. value for <code>out_mod_type</code> : 76. 2: 2 Byte; max. value for <code>out_mod_type</code> : 38. 3: 4 Byte; max. value for <code>out_mod_type</code> : 19. 16:8 Byte; max. value for <code>out_mod_type</code> : 9.	LONG
<code>work_arr[]</code>	Array to store data for operation of the Profibus Slave. The array must have at least 200 elements.	ARRAY LONG
<code>info[]</code>	Array holding data about the Profibus Slave. The array must have at least 10 elements. The elements <code>info[1]</code> and <code>info[2]</code> contain the production type of the Profibus Slave: <code>info[1]=1, info[2]=4</code>	ARRAY LONG
<code>ret_val</code>	State of initialization: 0: no error. ≠0: Error; please contact the support of Jäger Messtechnik.	LONG

Notes

This instruction must be processed before working with Profibus Slave.

INIT_PROFIBUS should be processed in a program section with low priority, because of the long processing time (about 2-3 seconds). Using the instruction in a (non-interruptable) high priority process, the communication between PC and ADwin system would be interrupted too long and thus produce an error message (timeout).

Station address, number and length of modules must equal the project settings of the profibus. For projecting, the module length is also given in words: 1 word = 2 byte.

Init_Profibus

T11



Valid for

Gold II-Profibus

See also

Run_Profibus

Example

```
#INCLUDE ADwinGoldII.INC
#DEFINE node 2           'slave node address
#DEFINE info DATA_1     'info array
#DEFINE out_arr DATA_2
#DEFINE in_arr DATA_3

DIM out_arr[76] AS LONG AT DM_LOCAL
DIM in_arr[76] AS LONG AT DM_LOCAL
DIM conf_arr[200] AS LONG AT DM_LOCAL
DIM info[10] AS LONG AT DM_LOCAL
DIM i AS LONG
DIM error AS LONG

LOWINIT:
  PROCESSDELAY = 3000000    'set to 100 Hz
  FOR i = 1 TO 10          'initialize info array
    info[i] = 0
  NEXT i
  Rem initialize profibus interface: 38 input data areas of 2 byte
  Rem and 76 output data bytes of 1 Byte
  error = INIT_PROFIBUS(node,38,2,76,1,conf_arr,info)
  IF (error <> 0) THEN      'initialization error
    PAR_1 = error
    EXIT
  ENDIF

EVENT:
  Rem set data in out_arr[] to be transferred
  FOR i = 1 TO 76
    out_arr[i] = (out_arr[i] + i) AND 0FFh
  NEXT i

  Rem send and read data (output bytes: 76; input bytes: 76)
  error = RUN_PROFIBUS(out_arr,76,in_arr,76,conf_arr)AND 7h

  Rem here the received data in in_arr[] can be processed
```

RUN_PROFIBUS exchanges data with the Profibus Slave.

Syntax

```
#INCLUDE ADwinGoldII.Inc
```

```
ret_val = RUN_PROFIBUS(out_pd_arr[], out_pd_arr_len,  
    in_pd_arr[], in_pd_arr_len, work_arr[])
```

Parameters

<code>out_pd_arr[]</code>	Array from which the Profibus Slave reads data and writes them to the Profibus.	ARRAY LONG
<code>out_pd_arr_len</code>	Number of output bytes (1...76), the data of which are read from the array <code>out_pd_arr[]</code> . The number may not be greater than given in <code>out_mod_cnt</code> with INIT_PROFIBUS .	LONG
<code>in_pd_arr[]</code>	Array into which the Profibus-Slave writes data, which are read by the Profibus.	ARRAY LONG
<code>in_pd_arr_len</code>	Number of input bytes (1...76), the data of which are returned in the array <code>in_pd_arr[]</code> . The number may not be greater than given in <code>in_mod_cnt</code> with INIT_PROFIBUS .	LONG
<code>work_arr[]</code>	Array holding data for operation of the Profibus Slave, see INIT_PROFIBUS .	ARRAY LONG
<code>ret_val</code>	Bit pattern holding the state of operation of the Profibus Slave. Only bits Bits 0...2 are important: 100b: Slave is active and runs correctly. 010b: Profibus inactive, Slave is waiting. 110b, 111b: Error.	LONG

Notes

RUN_PROFIBUS should be processed in a program section with low priority, because of the long processing time. Using the instruction in a (non-interruptable) high priority process, the communication between PC and ADwin system would be interrupted too long and thus produce an error message (timeout).

Each array element in `in_pd_arr[]` and `out_pd_arr[]` contains a single data byte only (bits 0...7). Data areas of more than one byte length are saved in the appropriate number of consecutive array elements. Example: 5 data areas of 4 byte length are stored in $5 \times 4 = 20$ array elements.

Valid for

Gold II-Profibus

See also

Init_Profibus

Example

see Init_Profibus

Run_Profibus

T11

15.10 DeviceNet interface

This section describes instructions to access a DeviceNet interface of *ADwin-Gold II*:

- Init_DeviceNet (page 163)
- Run_DeviceNet (page 165)

INIT_DEVICENET initializes the DeviceNet Slave.

Syntax

```
#INCLUDE ADwinGoldII.Inc
```

```
ret_val = INIT_DEVICENET(dev_adr, baudrate,  
    in_mod_cnt, in_mod_type, out_mod_cnt,  
    out_mod_type, work_arr[], info[])
```

Parameters

<code>dev_adr</code>	Slave node address / station address (1...125) on the DeviceNet.	LONG
<code>baudrate</code>	Key number for the baudrate, the DeviceNet bus is run with: 0: 125 kBit 1: 250 kBit 2: 500 kBit 3: automatic adaption to the current baudrate of the DeviceNet bus (autobaud).	LONG
<code>in_mod_cnt</code>	Number (1...255) of input areas in the DeviceNet Slave. The max. number depends on <code>in_mod_type</code> .	LONG
<code>in_mod_type</code>	Key number (1...3, 16) for the length of input areas: 1: 1 Byte; max. value for <code>in_mod_cnt</code> : 255. 2: 2 Byte; max. value for <code>in_mod_cnt</code> : 127. 3: 4 Byte; max. value for <code>in_mod_cnt</code> : 63. 16:8 Byte; max. value for <code>in_mod_cnt</code> : 31.	LONG
<code>out_mod_cnt</code>	Number (0...76) of output areas in the DeviceNet Slave. The max. number depends on <code>out_mod_type</code> .	LONG
<code>out_mod_type</code>	Key number (1...3, 16) for the length of output areas: 1: 1 Byte; max. value for <code>out_mod_type</code> : 255. 2: 2 Byte; max. value for <code>out_mod_type</code> : 127. 3: 4 Byte; max. value for <code>out_mod_type</code> : 63. 16:8 Byte; max. value for <code>out_mod_type</code> : 31.	LONG
<code>work_arr[]</code>	Array to store data for operation of the DeviceNet Slave. The array must have at least 200 elements.	ARRAY LONG
<code>info[]</code>	Array holding data about the DeviceNet Slave. The array must have at least 10 elements. The elements <code>info[1]</code> and <code>info[2]</code> contain the production type of the DeviceNet Slave: <code>info[1]=1, info[2]=4</code>	ARRAY LONG
<code>ret_val</code>	State of initialization: 0: no error. ≠0: Error; please contact the support of Jäger Messtechnik.	LONG

Notes

This instruction must be processed before working with DeviceNet Slave.

INIT_DEVICENET should be processed in a program section with low priority, because of the long processing time (about 2-3 seconds). Using

Init_DeviceNet

T11



the instruction in a (non-interruptable) high priority process, the communication between PC and ADwin system would be interrupted too long and thus produce an error message (timeout).

Station address, number and length of modules must equal the project settings of the DeviceNet. For projecting, the module length is also given in words: 1 word = 2 byte.

Valid for

Gold II-DeviceNet

See also

Run_DeviceNet

Example

```
#INCLUDE ADwinGoldII.INC
#DEFINE node 2           'slave node address
#DEFINE info DATA_1     'info array
#DEFINE out_arr DATA_2
#DEFINE in_arr DATA_3

DIM out_arr[76] AS LONG AT DM_LOCAL
DIM in_arr[76] AS LONG AT DM_LOCAL
DIM conf_arr[200] AS LONG AT DM_LOCAL
DIM info[10] AS LONG AT DM_LOCAL
DIM i AS LONG
DIM error AS LONG

LOWINIT:
  PROCESSDELAY = 3000000    'set to 100 Hz
  FOR i = 1 TO 10          'initialize info array
    info[i] = 0
  NEXT i
  Rem initialize DeviceNet interface: autobaud, 127 input data
  Rem areas of 2 byte and 255 output data bytes of 1 Byte
  error = INIT_DEVICENET(node,3,127,2,255,1,conf_arr,info)
  IF (error <> 0) THEN      'initialization error
    PAR_1 = error
    EXIT
  ENDIF

EVENT:
  Rem set data in out_arr[] to be transferred
  FOR i = 1 TO 200
    out_arr[i] = (out_arr[i] + i) AND 0FFh
  NEXT i

  Rem send and read data (input bytes: 100; output bytes: 200)
  error = RUN_DEVICENET(out_arr,100,in_arr,200,conf_arr) AND 7

  Rem here the received data in in_arr[] can be processed
```

RUN_DEVICENET exchanges data with the DeviceNet Slave.

Syntax

```
#INCLUDE ADwinGoldII.Inc
```

```
ret_val = RUN_DEVICENET(out_pd_arr[],
    out_pd_arr_len, in_pd_arr[], in_pd_arr_len,
    work_arr[])
```

Parameters

<code>out_pd_arr[]</code>	Array from which the DeviceNet Slave reads data and writes them to the DeviceNet.	ARRAY LONG
<code>out_pd_arr_len</code>	Number of output bytes (1...255), the data of which are read from the array <code>out_pd_arr[]</code> . The number may not be greater than given in <code>out_mod_cnt</code> with INIT_DEVICENET .	LONG
<code>in_pd_arr[]</code>	Array into which the DeviceNet-Slave writes data, which are read by the DeviceNet.	ARRAY LONG
<code>in_pd_arr_len</code>	Number of input bytes (1...255), the data of which are returned in the array <code>in_pd_arr[]</code> . The number may not be greater than given in <code>in_mod_cnt</code> with INIT_DEVICENET .	LONG
<code>work_arr[]</code>	Array holding data for operation of the DeviceNet Slave, see INIT_DEVICENET .	ARRAY LONG
<code>ret_val</code>	Key number for the state of operation of the DeviceNet Slave: 0: Slave is initialized. 2: DeviceNet inactive, Slave is waiting. 4: DeviceNet active. other values: Error.	LONG

Notes

RUN_DEVICENET should be processed in a program section with low priority, because of the long processing time. Using the instruction in a (non-interruptable) high priority process, the communication between PC and ADwin system would be interrupted too long and thus produce an error message (timeout).

Each array element in `in_pd_arr[]` and `out_pd_arr[]` contains a single data byte only (bits 0...7). Data areas of more than one byte length are saved in the appropriate number of consecutive array elements. Example: 5 data areas of 4 byte length are stored in $5 \times 4 = 20$ array elements.

Valid for

Gold II-DeviceNet

See also

Init_DeviceNet

Example

see Init_DeviceNet

Run_DeviceNet

T11

15.11 EtherCAT interface

This section describes instructions to access an EtherCAT interface of *ADwin-Gold II*:

- ECAT_Init (page 167)
- ECAT_Run (page 169)

ECAT_INIT initializes the EtherCAT interface.

Syntax

```
#INCLUDE ADwinGoldII.inc

ret_val = ECAT_INIT(in_mod_cnt, in_mod_type,
                    out_mod_cnt, out_mod_type, work_arr[], info[])
```

Parameters

<code>in_mod_cnt</code>	Number (1...254) of input areas in the EtherCAT interface. The max. number depends on <code>in_mod_type</code> .	LONG
<code>in_mod_type</code>	Key number (1...3, 16) for the length of input areas: 1: 1 Byte; max. value for <code>in_mod_cnt</code> : 254. 2: 2 Byte; max. value for <code>in_mod_cnt</code> : 127. 3: 4 Byte; max. value for <code>in_mod_cnt</code> : 63. 16:8 Byte; max. value for <code>in_mod_cnt</code> : 31.	LONG
<code>out_mod_cnt</code>	Number (1...254) of output areas in the EtherCAT interface. The max. number depends on <code>out_mod_type</code> .	LONG
<code>out_mod_type</code>	Key number (1...3, 16) for the length of output areas: 1: 1 Byte; max. value for <code>out_mod_type</code> : 254. 2: 2 Byte; max. value for <code>out_mod_type</code> : 127. 3: 4 Byte; max. value for <code>out_mod_type</code> : 63. 16:8 Byte; max. value for <code>out_mod_type</code> : 31.	LONG
<code>work_arr[]</code>	Array to store data for operation of the EtherCAT interface. The array must have at least 200 elements.	ARRAY LONG
<code>info[]</code>	Array holding data about the EtherCAT interface. The array must have at least 10 elements. The elements <code>info[1]</code> and <code>info[2]</code> contain the production type of the EtherCAT interface: <code>info[1]=1, info[2]=4</code>	ARRAY LONG
<code>ret_val</code>	State of initialization: 0: no error. ≠0: Error; please contact the support of Jäger Messtechnik.	LONG

Notes

This instruction must be processed before working with the EtherCAT interface.

ECAT_INIT should be processed in a program section with low priority, because of the long processing time (about 2-3 seconds). Using the instruction in a (non-interruptable) high priority process, the communication between PC and ADwin system would be interrupted too long and thus produce an error message (timeout).

If you configure the interface externally (e.g. using the program Twin-CAT System Manager), you still have to configure the interface in *AD-basic* and use the very same settings.

Valid for

Gold II-EtherCAT

ECAT_Init

T11



See also

ECAT_Run

Example

```
#INCLUDE ADwinGoldII.INC
#DEFINE node 2           'slave node address
#DEFINE info DATA_1     'info array
#DEFINE out_arr DATA_2
#DEFINE in_arr DATA_3

DIM out_arr[76] AS LONG AT DM_LOCAL
DIM rx_arr[76] AS LONG AT DM_LOCAL
DIM conf_arr[200] AS LONG AT DM_LOCAL
DIM info[10] AS LONG AT DM_LOCAL
DIM i AS LONG
DIM error AS LONG

INIT:
    PROCESSDELAY = 3000000    'set to 100 Hz
    FOR i = 1 TO 10          'initialize info array
        info[i] = 0
    NEXT i
    Rem initialize EtherCAT interface: 38 input data areas of 2 byte
    Rem and 76 output data bytes of 1 Byte
    error = ECAT_INIT(node,38,2,76,1,conf_arr,info)
    IF (error <> 0) THEN      'initialization error
        PAR_1 = error
        EXIT
    ENDIF

EVENT:
    Rem set data in out_arr[] to be transferred
    FOR i = 1 TO 76
        out_arr[i] = (out_arr[i] + i) AND 0FFh
    NEXT i

    Rem send and read data (output bytes: 76; input bytes: 76)
    error = ECAT_RUN(out_arr,76,in_arr,76,conf_arr)AND 7h
    PAR_2 = error

    Rem Here the received data in in_arr[] can be processed
```

ECAT_RUN exchanges data with the EtherCAT interface.

Syntax

```
#INCLUDE ADwinGoldII.inc

ret_val = ECAT_RUN(in_pd_arr[], in_pd_arr_len,
                  out_pd_arr[], out_pd_arr_len, work_arr[])
```

Parameters

<code>in_pd_arr[]</code>	Array from which the EtherCAT interface reads data and writes them to the EtherCAT bus.	ARRAY LONG
<code>in_pd_arr_len</code>	Number of input bytes (1...254), the data of which are returned in the array <code>in_pd_arr[]</code> . The number may not be greater than given in <code>in_mod_cnt</code> with ECAT_INIT .	LONG
<code>out_pd_arr[]</code>	Array into which the EtherCAT slave writes data, which are read by the EtherCAT bus.	ARRAY LONG
<code>out_pd_arr_len</code>	Number of output bytes (1...254), the data of which are read from the array <code>out_pd_arr[]</code> . The number may not be greater than given in <code>out_mod_cnt</code> with ECAT_INIT .	LONG
<code>work_arr[]</code>	Array holding data for operation of the EtherCAT slave, see ECAT_INIT .	ARRAY LONG
<code>ret_val</code>	Bit pattern holding the state of operation of the EtherCAT slave. Only bits Bits 0...2 are important: 000b: Interface is being initialized. 010b: Interface inactive and waiting. 100b: Interface is active and runs correctly. 110b, 111b: Error, please check configuration.	LONG

Notes

ECAT_RUN should be processed in a program section with low priority, because of the long processing time. Using the instruction in a (non-interruptible) high priority process, the communication between PC and ADwin system would be interrupted too long and thus produce an error message (timeout).

Each array element in `in_pd_arr[]` and `out_pd_arr[]` contains a single data byte only (bits 0...7). Data areas of more than one byte length are saved in the appropriate number of consecutive array elements. Example: 5 data areas of 4 byte length are stored in $5 \times 4 = 20$ array elements.

Valid for

Gold II-EtherCAT

See also

ECAT_Init

Example

see ECAT_Init

ECAT_Run

T11



15.12 Real-time clock

This section describes instructions to access real-time clock interfaces of *ADwin-Gold II*:

- RTC_Get (page 171)
- RTC_Set (page 172)

RTC_GET returns date and time from the real-time clock.

Syntax

```
#INCLUDE ADwinGoldII.inc / GoldIITiCo.inc
RTC_GET(year,month,day,hour,minute,second)
```

Parameter

<code>year</code>	Year (0...99), corresponds to 2000...2099.	LONG
<code>month</code>	Month (1...12).	LONG
<code>day</code>	Day (1...31); valid value ranges according to month and leap year.	LONG
<code>hour</code>	Hour (0...23).	LONG
<code>minute</code>	Minute (0...59).	LONG
<code>second</code>	Second (0...59).	LONG

Notes

All parameters are return values; thus, you have to use variables as parameters.

See also

- / -

Valid for

Gold II-Storage

Example

```
#INCLUDE ADwinGoldII.inc
DIM year,mon,day,h,m,s AS LONG

INIT:
  Rem read real-time clock
  RTC_GET(year,mon,day,h,m,s)
```

RTC_Get

T11 TiCo

RTC_Set

T11

RTC_SET sets date and time on the real-time clock of the specified module. Invalid values are not accepted.

Syntax

```
#INCLUDE ADwinGoldII.inc

ret_val = RTC_SET(year,month,day,hour,minute,second)
```

Parameters

year	Year (0...99), corresponds to 2000...2099.	LONG
month	Month (1...12).	LONG
day	Day (1...31); valid value ranges according to month and leap year.	LONG
hour	Hour (0...23).	LONG
minute	Minute (0...59).	LONG
second	Second (0...59).	LONG
ret_val	Status for setting the real-time clock: 0: Date and time are set. -1: Error, real-time clock may only be set in a low-priority process. -2: Error, no real-time clock present.	LONG

Note

The instruction **RTC_SET** may only be used in a process section with low priority.

See also

RTC_Get

Valid for

Gold II-Storage

Example

```
#INCLUDE ADwinGoldII.inc

LOWINIT:
    REM Set real-time clock to July 4th, 2003 9:17:30
    PAR_1 = RTC_SET(3,7,4,9,17,30)
```

15.13 Storage media (ADbasic)

This section describes instructions to access the memory card of *ADwin-Gold II*:

- Media_Init (page 174)
- Media_Erase (page 175)
- Media_Write (page 178)
- Media_Read (page 176)

Media_Init

T11



MEDIA_INIT initializes the memory card of *ADwin-Gold II*.

Syntax

```
#INCLUDE ADwinGoldII.Inc
ret_val = MEDIA_INIT(media_datatable[])
```

Parameters

media_datatable[]	Array, which contains data for the operation of the memory card. The array must have at least 100 elements.	ARRAY LONG
ret_val	Status of initialization: > 0: Initialization successful. ret_val contains the number of usable blocks on the memory card. < 0: An error has occurred. Set Bits in ret_val refer to the error cause, see table.	LONG

Notes

MEDIA_INIT may only be used in low priority process section:

- anywhere in a low priority process
- in the sections **LOWINIT** or **FINISH** of a high priority process

If used in a (non-interruptable) high priority process the communication between PC and *ADwin* system would be stopped too long, and would therefore lead to an error message (timeout).

The instruction **MEDIA_INIT** is only available in *ADbasic*, but not in *TiCoBasic*.

See also

Media_Erase, Media_Write, Media_Read

Valid for

Gold II-Storage-16

Example

```
#INCLUDE ADwinGoldII.inc
DIM err, num_blocks AS LONG
DIM media_datatable[100] AS LONG

LOWINIT:
  Rem initialize media card
  num_blocks = MEDIA_INIT(media_datatable)
  IF (num_blocks < 0) THEN EXIT
  err = MEDIA_ERASE(media_datatable)
```

MEDIA_ERASE erases all data from the memory card of ADwin-Gold II.

Syntax

```
#INCLUDE ADwinGoldII.inc
ret_val = MEDIA_ERASE(media_datatable[])
```

Parameters

media_datatable[] Array containig data for the operation of the memory card, see **MEDIA_INIT**. ARRAY LONG

ret_val Status of erasing: LONG

- = 0: The memory card has been completely erased.
- > 0: An error has occurred. Set Bits in **ret_val** refer to the error cause, see table.

Bit no.	Meaning
00	Bit = 1: Memory card does not reply.
01	Bit = 1: Timeout.
02:32	Bits may be set but cannot be used here.

Notes

Before using **MEDIA_ERASE**, the array **media_datatable[]** must be initialized with **MEDIA_INIT**. The instruction **MEDIA_INIT** is only available in *ADbasic*, but not in *TiCoBasic*.

MEDIA_ERASE should only be used in low priority process section:

- anywhere in a low priority process
- in the sections **LOWINIT** or **FINISH** of a high priority process

Erasing the memory card may increase the data transfer rate for read and write.

See also

Media_Init, Media_Write, Media_Read

Valid for

Gold II-Storage-16

Example

```
#INCLUDE ADwinGoldII.inc
DIM err, num_blocks AS LONG
DIM media_datatable[100] AS LONG

LOWINIT:
  Rem initialize media card
  num_blocks = MEDIA_INIT(media_datatable)
  IF (num_blocks < 0) THEN EXIT
  err = MEDIA_ERASE(media_datatable)
```

Media_Erase

T11



Media_Read

T11

MEDIA_READ copies blocks of values from the memory card of ADwin-Gold II into an array.

Syntax

```
#INCLUDE ADwinGoldII.inc

ret_val = MEDIA_READ(media_datatable[], start_block,
                      count_blocks128, dest_array[],
                      array_start_index)
```

Parameters

<code>media_datatable[]</code>	Array containig data for the operation of the memory card, see MEDIA_INIT .	ARRAY LONG
<code>start_block</code>	Index (0...m-1) of the first data block on the memory card which is to be read. m is the return value of MEDIA_INIT .	LONG
<code>count_blocks128</code>	Number (1...m-1) of data blocks to be read. A data blocks contains 128 values of 32 bit. m is the return value of MEDIA_INIT .	LONG
<code>dest_array[]</code>	Array where data is written to. Both data types Long or Float are allowed.	ARRAY LONG FLOAT
<code>array_start_index</code>	Index (1...n) of the first array element to be transferred.	LONG
<code>ret_val</code>	Status of data transfer: = 0: The data have been read successfully. > 0: An error has occurred. Set Bits in <code>ret_val</code> refer to the error cause, see table.	LONG

Bit no.	Meaning
00	Bit = 1: Memory card does not reply.
01	Bit = 1: Timeout.
02:32	Bits may be set but cannot be used here.

Notes

Before using **MEDIA_READ**, the array `media_datatable[]` must be initialized with **MEDIA_INIT**. The instruction **MEDIA_INIT** is only available in ADbasic, but not in TiCoBasic.

MEDIA_READ should only be used in low priority process section:

- anywhere in a low priority process
- in the sections **LOWINIT** or **FINISH** of a high priority process

If used in a high priority process only a small number of data blocks may be transferred. Otherwise the communication between PC and ADwin system would be stopped too long, and would therefore lead to an error message (timeout).

The data transfer speed per data block increases with the number of transferred data blocks.

The array `dest_array[]` must be dimensioned with at least `count_blocks128 × 128` elements.



The data type of `dest_array[]` must equal the data type of the previously stored values on the memory card. If not, the values will be wrongly interpreted.

Values stored on the memory card always have 32 bit length, even if the data type is float.

See also

Media_Init, Media_Erase, Media_Write

Valid for

Gold II-Storage-16

Example

- / -

Media_Write

T11

MEDIA_WRITE copies blocks of values from an array to the memory card of ADwin-Gold II.

Syntax

```
#INCLUDE ADwinGoldII.inc

ret_val = MEDIA_WRITE(media_datatable[],
    start_block, count_blocks128, source_array[],
    array_start_index)
```

Parameters

<code>media_datatable[]</code>	Array containig data for the operation of the memory card, see MEDIA_INIT .	ARRAY LONG
<code>start_block</code>	Index (0...m-1) of the first data block on the memory card which is to be written. m is the return value of MEDIA_INIT .	LONG
<code>count_blocks128</code>	Number (1...m-1) of data blocks to be written. A data blocks contains 128 values of 32 bit. m is the return value of MEDIA_INIT .	LONG
<code>source_array[]</code>	Array from which data is read. Both data types Long or Float are allowed.	ARRAY LONG FLOAT
<code>array_start_index</code>	Index (1...n) of the first array element to be transferred.	LONG
<code>ret_val</code>	Status of data transfer: = 0: The data have been written successfully. > 0: An error has occurred. Set Bits in <code>ret_val</code> refer to the error cause, see table.	LONG

Bit no.	Meaning
00	Bit = 1: Memory card does not reply.
01	Bit = 1: Timeout.
02:32	Bits may be set but cannot be used here.

Notes

Before using **MEDIA_WRITE**, the array `media_datatable[]` must be initialized with **MEDIA_INIT**. The instruction **MEDIA_INIT** is only available in *ADbasic*, but not in *TiCoBasic*.

MEDIA_WRITE should only be used in low priority process section:

- anywhere in a low priority process
- in the sections **LOWINIT** or **FINISH** of a high priority process

If used in a high priority process only a small number of data blocks may be transferred. Otherwise the communication between PC and ADwin system would be stopped too long, and would therefore lead to an error message (timeout).

The data transfer speed per data block increases with the number of transferred data blocks.

The array `source_array[]` must be dimensioned with at least `count_blocks128 × 128` elements.



Each data block on the memory card holds 128 values of 32 bit length, not regarding the data type (Long or Float). If the array `source_array[]` contains values of data type Float—with a length of 40 bit—the float values are transformed into 32 bit format during data transfer.

See also

Media_Init, Media_Erase, Media_Read

Valid for

Gold II-Storage-16

Example

Rem store a sine table of 3600 values

```
#INCLUDE ADwinGoldII.inc
```

```
#DEFINE blocks PAR_52      'number of medium data blocks
#DEFINE val_per_block 128  'values per medium data block
#DEFINE media_info DATA_197 'array with media information
#DEFINE sine DATA_1       'array for sine values
#DEFINE nds 3600           'number of sine values
#DEFINE pi2 6.2831853      '2*pi
```

```
DIM media_info[100] AS LONG 'dimension arrays
DIM LUT[nds] AS LONG
DIM err, idx, blk_num AS LONG
```

LOWINIT:

```
Rem initialize media card
blocks = MEDIA_INIT(media_info)
IF (blocks < 0) THEN EXIT
PAR_53 = MEDIA_ERASE(media_info)
IF (PAR_53 > 0) THEN EXIT
```

```
FOR idx = 1 TO nds      'calculate sine values
    LUT[idx] = 32767.5 * SIN((idx-1) * pi2 / nds)
NEXT idx
```

```
Rem write values
blk_num = nds/val_per_block + 1
IF (blk_num > blocks) THEN EXIT
err = MEDIA_WRITE(media_info,1,blk_num, LUT,1)
IF (err > 0) THEN EXIT
```

15.14 Storage media (TiCoBasic)

This section describes instructions to access the memory card of *ADwin-Gold II* with the *TiCo* processor:

- Media_Read (page 181)
- Media_Write (page 182)

MEDIA_READ copies blocks of values from the memory card of ADwin-Gold II into an array.

Syntax

```
#INCLUDE GoldIITiCo.inc
```

```
ret_val = MEDIA_READ(start_block, count_blocks128,  
    dest_array[], array_start_index)
```

Parameters

<code>start_block</code>	Index (1...m) of the first data block on the memory card which is to be read.	LONG
<code>count_blocks128</code>	Number (1...m) of data blocks to be read. A data blocks contains 128 values of 32 bit.	LONG
<code>dest_array[]</code>	Array where data is written to.	ARRAY LONG
<code>array_start_index</code>	Index (1...n) of the first array element to be transferred.	LONG
<code>ret_val</code>	Status of data transfer: = 0: The memory card has been completely erased. > 0: An error has occurred. Set Bits in <code>ret_val</code> refer to the error cause, see table.	LONG

Bit no.	Meaning
00	Bit = 1: Memory card does not reply.
01	Bit = 1: Timeout.
02:32	Bits may be set but cannot be used here.

Notes

Before using **MEDIA_READ**, the array `media_datatable[]` must be initialized with **MEDIA_INIT**. The instruction **MEDIA_INIT** is only available in *ADbasic*, but not in *TiCoBasic*.

The execution time of **MEDIA_READ** is quite long; therefore we recommend to use it in a process with low priority.

The data transfer speed per data block increases with the number of transferred data blocks.

The array `dest_array[]` must be dimensioned with at least `count_blocks128` × 128 elements.

See also

Media_Write

Valid for

Gold II-Storage-16

Example

- / -

Media_Read

TiCo

Media_Write

TiCo

MEDIA_WRITE copies blocks of values from an array to the memory card of ADwin-Gold II.

Syntax

```
#INCLUDE GoldIITiCo.inc

ret_val = MEDIA_WRITE(start_block, count_blocks128,
    source_array[], array_start_index)
```

Parameters

<code>start_block</code>	Index (1...m) of the first data block on the memory card which is to be written.	LONG
<code>count_blocks128</code>	Number (1...m) of data blocks to be written. A data blocks contains 128 values of 32 bit.	LONG
<code>source_array[]</code>	Array from which data is read.	ARRAY LONG
<code>array_start_index</code>	Index (1...n) of the first array element to be transferred.	LONG
<code>ret_val</code>	Status of data transfer: = 0: The memory card has been completely erased. > 0: An error has occurred. Set Bits in <code>ret_val</code> refer to the error cause, see table.	LONG

Bit no.	Meaning
00	Bit = 1: Memory card does not reply.
01	Bit = 1: Timeout.
02:32	Bits may be set but cannot be used here.

Notes

Before using **MEDIA_WRITE**, the array `media_datatable[]` must be initialized with **MEDIA_INIT**. The instruction **MEDIA_INIT** is only available in *ADbasic*, but not in *TiCoBasic*.

The execution time of **MEDIA_WRITE** is quite long; therefore we recommend to use it in a process with low priority.

The data transfer speed per data block increases with the number of transferred data blocks.

The array `source_array[]` must be dimensioned with at least `count_blocks128 × 128` elements.

See also

Media_Read

Valid for

Gold II-Storage-16

Example

```

Rem -----
Rem Part 1: ADbasic program
Rem initialize media card
#include ADwinGoldII.inc
#define blocks PAR_52      'number of medium data blocks
#define media_info DATA_197 'array with media information

DIM media_info[100] AS LONG

LOWINIT:
  blocks = MEDIA_INIT(media_info)
  IF (blocks < 0) THEN EXIT
  PAR_53 = MEDIA_ERASE(media_info)
  IF (PAR_53 > 0) THEN EXIT
  Rem Set flag on TiCo processor: card is initialized
  SET_PAR(1, 12, blocks)

Rem -----
Rem Part 2: TiCoBasic program
Rem store measurement values
#include GoldIITiCo.inc

#define val_per_blk 128      'values per medium data block
#define blk_group 40         'number of blocks to write
#define blk_total PAR_12     'number of medium data blocks
DIM values[5120] AS LONG     '5120=blk_group*val_per_blk
DIM idx, blk_no AS LONG

INIT:
  DO                          'wait for flag: media card initialized
  UNTIL (blk_total > 0)
  idx = 0                     'index of measurement values
  blk_no = 1                  'first block to write

EVENT:
  INC idx                     'get next value
  values[idx] = ADC(1)
  IF (idx = val_per_blk*blk_group) THEN
    Rem write 40 x 128 values
    PAR_1 = MEDIA_WRITE(blk_no, blk_group, values, 1)
    IF (PAR_1 > 0) THEN END
    Rem adjust counters
    idx = 0
    blk_no = blk_no + blk_group
    IF (blk_no+blk_group > blk_total) THEN END
  ENDIF

```

Part 1: ADbasic

Part 2: TiCoBasic



Annex


A.1 Technical Data

All technical data refer to a powered-up ADwin-Gold II system.

General Data/Limit Values						
	Symbol	Conditions	min.	typ.	max.	Unit
Supply Voltage/Supply Current						
Voltage	U _b		9	12	28	V
Idle current	I _{idle}	U _b =10V		1.3		A
		U _b =12V		0.9		
		U _b =24V		0.5		
Power-up current	I _{power-on}	U _b =12V	3			
Valid operation ranges						
Temperature	T _{chassis}		+5		+60	°C
Relative humidity	F _{rel}	no condensation	0		80	%
Storage						
Temperature	T		-20		+70	°C
Humidity	R _H	no condensation or aggressive atmosphere				
Connectors						
DSUB connectors	Metric ISO threads; UNC threads available as ordering option					
BNC connectors	Standard 50Ω version					
Dimensions						
Width x height x depth	W x H x D	Gold II	257 × 73 × 169			mm
Net weight						
Weight	m _{Net}	Gold II	2050 (4.5 lb)			g
		Clips ^a	32			

a . Accessories for DIN rail mounting: *Gold-Mount*

(all dimensions are in millimeters [mm], values in parentheses are in inches, 25.4mm = 1")



Digital Inputs/Outputs						
Parameters	Symbol	Conditions	min.	typ.	max.	Unit
I/O-lines						
Number	DIO00:DIO31	32 (programmable in groups of 8 as inputs or outputs)				
	EVENT	ext. trigger input (positive TTL logic)				
Inputs						
Max. input voltage		$V_{CC} = 5V$	-0.5		+5.5	V
Logic input voltage	V_{IH} (High)	$V_{CC} = 5V$	2.4			
	V_{IL} (Low)	$V_{CC} = 5V$			0.8	
Logic input current	I_{IH}	$V_I = 5V$			1	mA
Outputs						
Logic output voltage	V_{OH} (High)	$I_{OH} = -6mA$	3.84	4.3		V
	V_{OL} (Low)	$I_{OL} = +6mA$		0.17	0.33	
Logic output current	I_O	per DIO line			± 35	mA
	I_{TOTAL}	all DIGIN or all DIGOUT via V_{CC} / GND			± 70	
EVENT Input						
Edge recognition, pos.	V_{T+} (Low)	$V_{CC} = 5V$	1.65	1.9	2.15	V
Switching hysteresis	$V_{T+} - V_{T-}$		0.4	0.9		
Input current	I_{IH}	$V_I = 2.7V$			0.05	mA
	I_{IL}	$V_I = 0.4V$			0.04	

Analog Inputs/Outputs						
Parameters	Symbol	Conditions	min.	typ.	max.	Unit
Inputs						
Number	2 ≠ 8 via multiplexer, differential					
Input resistance	R _i		323.4	330	336.6	kΩ
Overvoltage	U _{in} max.	ON & OFF			±35	V
Multiplexer settling time	t _{MUX}	1 LSB 16-bit		2.5		μs
ADC 16-bit						
Conversion time	t _{conv}				2	μs
Measurement range	U _{in}	F _V =1	-10		+9.999695	V
		F _V =2	-5		+4.999847	
		F _V =4	-2.5		+2.499924	
		F _V =8	-1.25		+1.249962	
Diff. common mode voltage					±2.5	LSB
Integral non-linearity	INL			±1	±3	
Differential non-linearity	DNL			±0.25	±0.5	

Analog Inputs/Outputs						
Parameters	Symbol	Conditions	min.	typ.	max.	Unit
Offset	Drift			±2		ppm/K
	Error	Adjustable ±1%				
Gain	Drift			±5		ppm/K
	Error	Adjustable ±1%				
Outputs: DAC 16-bit						
Number	2 (with DA add-on: 4 or 8)					
Output voltage	U _{out}		-10		+9.999695	V
Settling time	t _{settle}	2V jump		2		μs
		FSR ^a (20V)		4		
Permissible current					10	mA
Integral non-linearity	INL				±2	LSB
Differential non-linearity	DNL				±1	
Offset	Drift			±1		ppm/K
	Error	Adjustable				
Gain	Drift			±3		ppm/K
	Error	Adjustable				

a . Full Scale Range

Processor						
Parameters	Symbol	Conditions	min.	typ.	max.	Unit
Type	ADSP TS610S (TIGER-SHARC™)					
Manufacturer	Analog Devices					
Clock frequency	f_{CLK}			300		MHz
Register width				32		Bit
Internal memory	SRAM	for programs		256		kByte
		for data		256		
External memory	SDRAM			256		MByte

CO1 Add-On						
Parameters	Symbol	Conditions	min.	typ.	max.	Unit
Counter						
Number	4 counters (CNTR1 ... CNTR4)					
Inputs	For each counter 3 differential inputs (A/CLK, B/DIR, CLR/LATCH); counter inputs programmable in pairs for differential or TTL mode (single-ended).					
Counter resolution				32		Bit
Count frequency	f_{CLK}	Input CLK		20		MHz
		Input A/B		5		
Latch width	LATCH			32		Bit
Reference quartz oscillator						
Reference frequency	fref			100		MHz
Accuracy and Drift					±20	ppm
Counter inputs differential ^a						
Differential input threshold voltage	V_{TH}	$-10V \leq V_{CM} \leq 13.2V$	-200		+200	mV
Input hysteresis	ΔV_{TH}	$-10V \leq V_{CM} \leq 13.2V$		40		mV
Range of common mode voltage	V_{CM}		-10		+13.2	V
Differential slew rate			0.33			V/μs
Permissible differential input voltage		for each input			±3.9	V
Counter inputs single ended ^b (with Schmitt trigger)						
Edge recognition, pos.	V_{T+} (Low)	$V_{CC} = 5V$	1.65	1.9	2.15	V
Edge recognition, neg.	V_{T-} (Low)		0.75	1.0	1.25	
Switching hysteresis	$V_{T+} - V_{T-}$		0.4	0.9		
Input current	I_H	$V_I = 2.7V$			0.5	mA
	I_L	$V_I = 0.4V$			0.04	

a . see also data sheet MAX3098 from MAXIM

b . see also data sheet 74LS19 from Texas Instruments

A.2 Hardware Addresses

For *ADbasic*, there are no hardware addresses documented, since the use would give no advantage compared to the use of the provided *ADbasic* instructions.

The following hardware addresses are valid for the *TiCo* processor. The addresses of the first column enable to trigger an externally controlled process. The addresses of the second column are required in the externally controlled process. Find examples under `C:\ADwin\TiCoBasic\samples_ADwin_GoldII`.

Address <i>TiCoBasic</i> [HEX]		Function	Bit No.																Comment
trigger process	use inside process		31:24	23:17	16	15:9	8	7	6	5	4	3	2	1	0				
Digital Input and Outputs																			
000000D0	–	read digital inputs DIO00:DIO31	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x: read digital value	
000000E4	000000E0	Edge control unit: rising edge ^a	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x=1: edge has occurred at this input	
000000E6	000000E2	Edge control unit: fall- ing edge ^a	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x=0: no edge	
000000E8	–	DIO: edge control FIFO	-	-	y	-	x										x: number (0...511) of values in edge control FIFO y=1: FIFO full		
000000FE	000000FC	Event register ^a	-	-	-	-	-	-	-	-	-	c	b	a	x	Bit=1: Event signal has occur- red. x: external Event input b: Event from Anybus c: Event from CAN2 d: Event from CAN1			

a After being read, the first address keeps the register values unchanged, while the second address resets the register to zero.

A.3 Hardware revisions

The revision of a Gold II system is marked on the bottom of the casing. The differences of the revision status' are shown below.

Revision	First release	Changes to previous revision status
A1	Nov. 2007	First release.
A2	Jun. 2008	<i>TiCo</i> processor released.

A.4 RoHS Declaration of Conformity

The directive 2002/95/EG of the European Union on the restriction of the use of certain hazardous substances in electrical and electronic equipment (RoHS directive) has become operative as from 1st July, 2006.

The following substances are involved:

- Lead (Pb)
- Cadmium (Cd)
- Hexavalent chromium (Cr VI)
- Polybrominated biphenyls (PBB)
- Polybrominated diphenyl ethers (PBDE)
- Mercury (Hg)

The product line *ADwin-Gold II* complies with the requirements of the RoHS directive in all delivered variants.

A.5 Baud rates for CAN bus

ADwin-Gold II-CAN provides interfaces for the CAN bus. The following baud rates can be set:

Available Baud rates [Bit/s]				
1000000.0000	888888.8889	800000.0000	727272.7273	666666.6667
615384.6154	571428.5714	533333.3333	500000.0000	470588.2353
444444.4444	421052.6316	400000.0000	380952.3810	363636.3636
347826.0870	333333.3333	320000.0000	307692.3077	296296.2963
285714.2857	266666.6667	250000.0000	242424.2424	235294.1176
222222.2222	210526.3158	205128.2051	200000.0000	190476.1905
181818.1818	177777.7778	173913.0435	166666.6667	160000.0000
156862.7451	153846.1538	148148.1481	145454.5455	142857.1429
140350.8772	133333.3333	126984.1270	125000.0000	123076.9231
121212.1212	117647.0588	115942.0290	114285.7143	111111.1111
106666.6667	105263.1579	103896.1039	102564.1026	100000.0000
98765.4321	95238.0952	94117.6471	90909.0909	88888.8889
87912.0879	86956.5217	84210.5263	83333.3333	81632.6531
80808.0808	80000.0000	78431.3725	76923.0769	76190.4762
74074.0741	72727.2727	71428.5714	70175.4386	69565.2174
68376.0684	67226.8908	66666.6667	66115.7025	64000.0000
63492.0635	62500.0000	61538.4615	60606.0606	60150.3759
59259.2593	58823.5294	57971.0145	57142.8571	55944.0559
55555.5556	54421.7687	53333.3333	52631.5789	52287.5817
51948.0519	51282.0513	50000.0000	49689.4410	49382.7160
48484.8485	47619.0476	47337.2781	47058.8235	46783.6257
45714.2857	45454.5455	44444.4444	43956.0440	43478.2609
42780.7487	42328.0423	42105.2632	41666.6667	41025.6410
40816.3265	40404.0404	40000.0000	39215.6863	38647.3430
38461.5385	38277.5120	38095.2381	37037.0370	36363.6364
36199.0950	35714.2857	35555.5556	35087.7193	34782.6087
34632.0346	34482.7586	34188.0342	33613.4454	33333.3333
33057.8512	32921.8107	32388.6640	32258.0645	32000.0000
31746.0317	31620.5534	31372.5490	31250.0000	30769.2308
30651.3410	30303.0303	30075.1880	29629.6296	29411.7647
29304.0293	29090.9091	28985.5072	28673.8351	28571.4286
28070.1754	27972.0280	27777.7778	27681.6609	27586.2069
27210.8844	27027.0270	26936.0269	26755.8528	26666.6667
26315.7895	26143.7908	25974.0260	25806.4516	25641.0256
25396.8254	25078.3699	25000.0000	24844.7205	24767.8019
24691.3580	24615.3846	24390.2439	24242.4242	24024.0240
23809.5238	23668.6391	23529.4118	23460.4106	23391.8129
23255.8140	23188.4058	22988.5057	22857.1429	22792.0228
22727.2727	22408.9636	22222.2222	22160.6648	22038.5675
21978.0220	21739.1304	21680.2168	21621.6216	21505.3763
21390.3743	21333.3333	21276.5957	21220.1592	21164.0212
21052.6316	20833.3333	20779.2208	20671.8346	20512.8205
20460.3581	20408.1633	20202.0202	20050.1253	20000.0000
19851.1166	19753.0864	19704.4335	19656.0197	19607.8431
19512.1951	19323.6715	19230.7692	19138.7560	19047.6190
18912.5296	18867.9245	18823.5294	18648.0186	18604.6512
18518.5185	18433.1797	18390.8046	18306.6362	18181.8182

Available Baud rates [Bit/s]				
18140.5896	18099.5475	18018.0180	17857.1429	17777.7778
17738.3592	17582.4176	17543.8596	17429.1939	17391.3043
17316.0173	17241.3793	17204.3011	17094.0171	17021.2766
16949.1525	16913.3192	16842.1053	16806.7227	16771.4885
16666.6667	16632.0166	16563.1470	16528.9256	16460.9053
16393.4426	16326.5306	16260.1626	16227.1805	16194.3320
16161.6162	16129.0323	16000.0000	15873.0159	15810.2767
15779.0927	15686.2745	15625.0000	15594.5419	15503.8760
15473.8878	15444.0154	15384.6154	15325.6705	15238.0952
15180.2657	15151.5152	15122.8733	15094.3396	15065.9134
15037.5940	15009.3809	14842.3006	14814.8148	14705.8824
14652.0147	14571.9490	14545.4545	14519.0563	14492.7536
14414.4144	14336.9176	14311.2701	14285.7143	14260.2496
14184.3972	14109.3474	14035.0877	13986.0140	13937.2822
13913.0435	13888.8889	13840.8304	13793.1034	13722.1269
13675.2137	13605.4422	13582.3430	13559.3220	13513.5135
13468.0135	13445.3782	13377.9264	13333.3333	13289.0365
13223.1405	13157.8947	13136.2890	13114.7541	13093.2897
13071.8954	13008.1301	12987.0130	12903.2258	12882.4477
12820.5128	12800.0000	12759.1707	12718.6010	12698.4127
12578.6164	12558.8697	12539.1850	12500.0000	12422.3602
12403.1008	12383.9009	12345.6790	12326.6564	12307.6923
12288.7865	12195.1220	12158.0547	12121.2121	12066.3650
12030.0752	12012.0120	11994.0030	11922.5037	11904.7619
11851.8519	11834.3195	11764.7059	11730.2053	11695.9064
11661.8076	11627.9070	11611.0305	11594.2029	11544.0115
11494.2529	11477.7618	11428.5714	11396.0114	11379.8009
11363.6364	11347.5177	11299.4350	11220.1964	11204.4818
11188.8112	11111.1111	11080.3324	11034.4828	11019.2837
10989.0110	10943.9124	10928.9617	10884.3537	10869.5652
10840.1084	10810.8108	10796.2213	10781.6712	10752.6882
10695.1872	10666.6667	10638.2979	10610.0796	10582.0106
10540.1845	10526.3158	10457.5163	10430.2477	10416.6667
10389.6104	10335.9173	10322.5806	10296.0103	10269.5764
10256.4103	10230.1790	10204.0816	10101.0101	10088.2724
10062.8931	10025.0627	10012.5156	10000.0000	9937.8882
9925.5583	9876.5432	9852.2167	9828.0098	9803.9216
9791.9217	9768.0098	9756.0976	9696.9697	9685.2300
9661.8357	9615.3846	9603.8415	9569.3780	9523.8095
9456.2648	9433.9623	9411.7647	9400.7051	9367.6815
9356.7251	9324.0093	9302.3256	9291.5215	9259.2593
9227.2203	9216.5899	9195.4023	9153.3181	9142.8571
9090.9091	9070.2948	9049.7738	9039.5480	9009.0090
8958.5666	8928.5714	8918.6176	8888.8889	8879.0233
8869.1796	8859.3577	8771.9298	8743.1694	8714.5969
8695.6522	8658.0087	8648.6486	8620.6897	8602.1505
8592.9108	8556.1497	8547.0085	8510.6383	8483.5631
8474.5763	8465.6085	8456.6596	8421.0526	8403.3613
8385.7442	8333.3333	8281.5735	8264.4628	8255.9340

Available Baud rates [Bit/s]				
8230.4527	8205.1282	8196.7213	8163.2653	8130.0813
8113.5903	8105.3698	8097.1660	8088.9788	8080.8081
8064.5161	8000.0000	7976.0718	7944.3893	7936.5079
7905.1383	7843.1373	7812.5000	7804.8780	7797.2710
7774.5384	7751.9380	7736.9439	7729.4686	7714.5612
7692.3077	7662.8352	7655.5024	7619.0476	7590.1328
7575.7576	7561.4367	7547.1698	7532.9567	7518.7970
7469.6545	7441.8605	7421.1503	7407.4074	7400.5550
7386.8883	7352.9412	7326.0073	7285.9745	7272.7273
7259.5281	7246.3768	7187.7808	7168.4588	7142.8571
7136.4853	7130.1248	7111.1111	7098.4916	7092.1986
7054.6737	7017.5439	6993.0070	6956.5217	6944.4444
6926.4069	6902.5022	6896.5517	6861.0635	6820.1194
6808.5106	6802.7211	6791.1715	6779.6610	6734.0067
6688.9632	6683.3751	6666.6667	6611.5702	6578.9474
6568.1445	6562.7564	6557.3770	6535.9477	6530.6122
6493.5065	6456.8200	6451.6129	6441.2238	6410.2564
6400.0000	6379.5853	6349.2063	6324.1107	6289.3082
6274.5098	6269.5925	6250.0000	6245.1210	6211.1801
6172.8395	6163.3282	6153.8462	6144.3932	6102.2121
6060.6061	6046.8632	6037.7358	5997.0015	5961.2519
5952.3810	5925.9259	5895.3574	5865.1026	5847.9532
5818.1818	5797.1014	5772.0058	5747.1264	5714.2857
5702.0670	5681.8182	5649.7175	5614.0351	5610.0982
5555.5556	5521.0490	5517.2414	5464.4809	5434.7826
5423.7288	5376.3441	5333.3333	5291.0053	5245.9016
5208.3333	5161.2903	5079.3651	5000.0000	

A.6 Table of figures

Fig. 1 – Concept of the <i>ADwin</i> systems	3
Fig. 2 – Block diagram <i>ADwin-Gold II</i>	5
Fig. 3 – Power supply connector (male).	8
Fig. 4 – Schematic of <i>ADwin-Gold II</i>	10
Fig. 5 – Pin assignment of analog inputs (DSub).	11
Fig. 6 – Input circuitry of an analog input.	11
Fig. 7 – Pin assignment of analog outputs (DSub).	13
Fig. 8 – Zero offset in the standard setting of bipolar 10 Volts.	14
Fig. 9 – Storage of the ADC/DAC bits in the memory	14
Fig. 10 – Pin assignment of digital channels	15
Fig. 11 – Overview of configurations with CONF_DIO	16
Fig. 12 – Pin assignment ANALOG OUT of DA add-on.	18
Fig. 13 – Block diagram of a counter block	19
Fig. 14 – Pin assignment of CNT add-on.	20
Fig. 15 – Instructions of Gold II-CNT counter add-on	21
Fig. 16 – Circle for the interpretation of counter values	21
Fig. 17 – Block diagram CNT add-on in the mode "clock and direction"	23
Fig. 18 – Block diagram CNT add-on in mode "four edge evaluation"	24
Fig. 19 – Pin assignment SSI decoders, CO1...CO4.	27
Fig. 20 – Listing: Conversion of Gray code into binary code	27
Fig. 21 – Pin assignments PWM outputs, PWM 1-8 (TTL)	28
Fig. 22 – CAN: Pin assignments	30
Fig. 23 – RS-xxx: Baud rates	34
Fig. 24 – Profibus: Meaning of LEDs	37
Fig. 25 – Profibus: Operating modes	39
Fig. 26 – DeviceNet: Meaning of LEDs	41
Fig. 27 – EtherCAT: Meaning of LEDs.	43
Fig. 28 – EtherCAT: Operating modes.	46

A.7 Index

A

- ADC · 63
- ADC24 · 64
- analog In-/outputs
 - ADC:measure a channel · 63
 - ADC24:measure a channel · 64
 - read converted value
 - 16 bit · 66
 - 24 bit · 67
 - set multiplexer 1 · 68
 - set multiplexer 2 · 69
 - start a conversion · 70
 - Wait For End of conversion · 71
- Analog outputs
 - Write_DAC: output a value · 62
- analog outputs
 - DAC: output one value · 60

B

- Baud rates for CAN bus · 7
- block diagram · 5
- Boot
 - automatical · 48
 - from ADbasic · 9

C

- CAN bus
 - Baud rates · 7
 - CAN_Msg · 136
 - En_CAN_Interrupt · 137
 - En_Receive · 138
 - En_Transmit · 139
 - event · 32
 - Get_CAN_Reg · 140
 - Init_CAN · 141
 - Read_Msg · 142
 - Set_CAN_Baudrate · 145
 - Set_CAN_Reg · 146
 - Transmit · 147
- CAN_Msg · 136
- CAN-Bus
 - Global mask · 31
 - Read_Msg_Con · 143
- Check_Shift_Reg · 149
- Cnt_Clear · 105
- Cnt_Enable · 106
- Cnt_Get_PW · 108
- Cnt_Get_PW_HL · 109
- Cnt_Get_Status · 107
- Cnt_Latch · 110
- Cnt_Mode · 111
- Cnt_PW_Latch · 113
- Cnt_Read · 114
- Cnt_Read_Int_Register · 115
- Cnt_Read_Latch · 116
- Cnt_SE_Diff · 117
- Cnt_Sync_Latch · 118
- Conf_DIO · 83
- Conversion
 - digit to voltage · 14
- conversion, start of · 70
- Counter
 - configure · 21
 - evaluation of contents · 21
 - Four edge evaluation · 24
 - Gold-CNT · 19
 - impulse width measurement · 25
 - operating modes · 19

D

- DAC · 60
- Digin · 84
- Digin_Edge · 85
- Digin_FIFO_Clear · 86
- Digin_FIFO_Enable · 87
- Digin_FIFO_Full · 88
- Digin_FIFO_Read · 89
- Digin_FIFO_Read_Timer · 90
- Digin_Long · 91
- Digin_Word1 · 92
- Digin_Word2 · 93
- digital In-/outputs
 - clear selected outputs · 97
 - configure · 83
 - read all inputs · 91
 - read back all outputs · 101
 - read back outputs 0..15 · 102
 - read back outputs 16..31 · 103
 - read inputs 0..15 · 92
 - read inputs 16..31 · 93
 - set all outputs · 94
 - set Or clear all outputs · 96
 - set Or clear specified outputs · 95
 - set outputs 0..15 · 99
 - set outputs 16..31 · 100
 - set selected output · 98
- Digout · 94
- Digout_Bits · 95
- Digout_Long · 96
- Digout_Reset · 97
- Digout_Set · 98
- Digout_Word1 · 99
- Digout_Word2 · 100

E

- Earthing · 7
- ECAT_Init · 167
- ECAT_Run · 169
- En_CAN_Interrupt · 137
- En_Receive · 138
- En_Transmit · 139
- Encoder · 24
- Event
 - CAN bus · 32
 - input resistor · 10
 - rising edge · 16
- Event_Config · 52
- Event_Enable · 53

F

- Four edge evaluation · 24

G

- Gain factor k_V · 14
- Get_CAN_Reg · 140
- Get_Digout_Long · 101
- Get_Digout_Word1 · 102
- Get_Digout_Word2 · 103
- Get_RS · 150

I

- impulse width measurement · 25
- Init_CAN · 141
- Init_DeviceNet · 163
- Init_Profibus · 159
- Inputs

- analog, voltage range · 13
 - digital · 15
 - open · 10

Installation

- of hardware · 8
 - order of · 8
 - start · 1

L

- LED, Gold II
 - switch on/off · 54

M

- Media_Erase · 175
- Media_Init · 174
- Media_Read · 176, 181
- Media_Write · 178, 182
- Multiplexer · 12
- multiplexer 1: set · 68
- multiplexer 2: set · 69

N

- non-linearity · 15

O**Outputs**

- analog, voltage range · 13
 - digital · 15

P

- power supply · 8
- power supply connector · 8
- Principle scheme, see block diagram
- PWM_Enable · 127
- PWM_Get_Status · 128
- PWM_Init · 129
- PWM_Latch · 131
- PWM_Reset · 132
- PWM_Standby_Value · 133
- PWM_Write_Latch · 134

R

Read_ADC · 66
Read_ADC24 · 67
Read_FIFO · 151
Read_Msg · 142
Read_Msg_Con · 143
resistance
 internal of power supply unit · 12
RS_Init · 153
RS_Reset · 155
RS485_Send · 152
RSxxx
 Check_Shift_Reg · 150
 Read_FIFO · 151
 RS_Init · 153
 RS_Reset · 155
 RS485_Send · 152
 Set_RS · 156
 Write_FIFO · 157
RTC_Get · 171
RTC_Set · 172
Run_DeviceNet · 165
Run_Profibus · 161

S

Seq_Mode · 72
Seq_Read · 74
Seq_Read16 · 76
Seq_Read8 · 75
Seq_Select · 79
Seq_Set_Delay · 77
Seq_Set_Gain · 78
Seq_Start · 80
Seq_Status · 81
Set_CAN_Baudrate · 145
Set_CAN_Reg · 146
Set_LED · 54
Set_Mux1 · 68
Set_Mux2 · 69
Set_RS · 156
settling time, see multiplexer
shielding · 7
SSI_Mode · 120
SSI_Read · 121
SSI_Set_Bits · 122
SSI_Set_Clock · 123
SSI_Start · 124
SSI_Status · 125
start of conversion · 70
Start_Conv · 70
Start_DAC · 61

T

Transmit · 147

V

voltage range · 13

W

Wait_EOC · 71
Watchdog_Init · 55
Watchdog_Reset · 56
Watchdog_Standby_Value · 57
Watchdog_Status · 58
Write_DAC · 62
Write_FIFO · 157